欢迎访问ic37.com |
会员登录 免费注册
发布采购

ML2284CIP 参数 Datasheet PDF下载

ML2284CIP图片预览
型号: ML2284CIP
PDF下载: 下载PDF文件 查看货源
内容描述: 与多路复用器选项串行I / O 8位A / D转换器 [Serial I/O 8-Bit A/D Converters with Multiplexer Options]
分类和应用: 转换器复用器光电二极管
文件页数/大小: 26 页 / 411 K
品牌: MICRO-LINEAR [ MICRO LINEAR CORPORATION ]
 浏览型号ML2284CIP的Datasheet PDF文件第1页浏览型号ML2284CIP的Datasheet PDF文件第2页浏览型号ML2284CIP的Datasheet PDF文件第4页浏览型号ML2284CIP的Datasheet PDF文件第5页浏览型号ML2284CIP的Datasheet PDF文件第6页浏览型号ML2284CIP的Datasheet PDF文件第7页浏览型号ML2284CIP的Datasheet PDF文件第8页浏览型号ML2284CIP的Datasheet PDF文件第9页  
ML2281, ML2282, ML2284, ML2288
PIN DESCRIPTION
NAME
FUNCTION
NAME
FUNCTION
V
CC
DGND
AGND
Positive supply. 5V ± 10%
Digital ground. 0 volts. All digital inputs and
outputs are referenced to this point.
Analog ground. The negative reference voltage
for A/D converter.
DO
Data out. Digital output which contains result
of A/D conversion. The serial data is clocked
out on falling edges of CLK.
Successive approximation register status.
Digital output which indicates that a
conversion is in progress. When SARS goes
to 1, the sampling window is closed and
conversion begins. When SARS goes to 0,
conversion is completed. When
CS
= 1, SARS
is in high impedance state.
Clock. Digital input which clocks data in on
DI on rising edges and out on DO on falling
edges. Also used to generate clocks for A/D
conversion.
Data input. Digital input which contains serial
data to program the MUX and channel
assignments.
Chip select. Selects the chip for multiplexer
and channel assignment and A/D conversion.
When
CS
= 1, all digital outputs are in high
impedance state. When
CS
= 0, normal A./D
conversion takes place.
SARS
CH0-7,
Analog inputs. Digitally selected to be single
V
IN
+, V
IN
– ended (V
IN
) or; V
IN
+ or V
IN
– of a differential
input. Analog range = GND - V
IN
- V
CC
.
COM
Common reference point for analog inputs.
A/D conversion is performed on voltage
difference between analog input and this
common reference point if single-end
conversion is specified.
Reference. The positive reference voltage for
A/D converter.
Shift enable. Input controls whether LSB first
bit stream is shifted out on serial output DO.
If
SE
= 1, MSB first is shifted out only. If
SE
= 0,
an MSB first bit stream is shifted out, then a
second bit stream with LSB first is shifted out
after end of conversion.
Input to the Shunt Regulator.
CLK
V
REF
SE
DI
CS
V+
3