欢迎访问ic37.com |
会员登录 免费注册
发布采购

ML2252CCQ 参数 Datasheet PDF下载

ML2252CCQ图片预览
型号: ML2252CCQ
PDF下载: 下载PDF文件 查看货源
内容描述: レP兼容的8位A / D转换器,带有2或8通道多路复用器 [レP Compatible 8-Bit A/D Converters with 2- or 8-Channel Multiplexer]
分类和应用: 转换器复用器
文件页数/大小: 13 页 / 205 K
品牌: MICRO-LINEAR [ MICRO LINEAR CORPORATION ]
 浏览型号ML2252CCQ的Datasheet PDF文件第1页浏览型号ML2252CCQ的Datasheet PDF文件第2页浏览型号ML2252CCQ的Datasheet PDF文件第4页浏览型号ML2252CCQ的Datasheet PDF文件第5页浏览型号ML2252CCQ的Datasheet PDF文件第6页浏览型号ML2252CCQ的Datasheet PDF文件第7页浏览型号ML2252CCQ的Datasheet PDF文件第8页浏览型号ML2252CCQ的Datasheet PDF文件第9页  
ML2252, ML2259
PIN DESCRIPTION
Pin Number
ML2252 ML2259
1
2
3
4
5
6
7
Name
CH3
CH4
CH5
CH6
CH7
START
EOC
Function
Analog input 3.
Analog input 4.
Analog input 5.
Analog input 6.
Analog input 7.
Start of conversion. Active high digital input pulse initiates conversion.
End of conversion. This output goes low after a START pulse occurs, stays
low for the entire A/D conversion, and goes high after conversion is
completed. Data on DB0–DB7 is valid on rising edge of EOC and stays valid
until next EOC rising edge.
Data output 3.
Output enable input. When OE = 0, DB0–DB7 are in high impedance state;
OE = 1, DB0–DB7 are active outputs.
Clock. Clock input provides timing for A/D converter, S/H, and digital
interface.
Positive supply. 5V ±10%.
Positive reference voltage.
Ground. 0V, all analog and digital inputs or outputs are referenced to this
point.
Data output 1.
Data output 2.
Negative reference voltage.
Data output 0.
Data output 4.
Data output 5.
Data output 6.
Data output 7.
Address latch enable. Input to latch in the digital address (ADDR2-0) on the
rising edge of the multiplexer.
Address input 2 to multiplexer. Digital input for selecting analog input.
Address input 1 to multiplexer. Digital input for selecting analog input.
Address input 0 to multiplexer. Digital input for selecting analog input.
Analog input 0.
Analog input 1.
Analog input 2.
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
DB3
OE
CLK
V
CC
+V
REF
GND
DB1
DB2
–V
REF
DB0
DB4
DB5
DB6
DB7
ALE
ADDR2
ADDR1
ADDR0
CH0
CH1
CH2
19
20
1
3