欢迎访问ic37.com |
会员登录 免费注册
发布采购

MIC2583R-JBQS 参数 Datasheet PDF下载

MIC2583R-JBQS图片预览
型号: MIC2583R-JBQS
PDF下载: 下载PDF文件 查看货源
内容描述: 单通道热插拔控制器 [Single Channel Hot Swap Controllers]
分类和应用: 控制器
文件页数/大小: 25 页 / 826 K
品牌: MICREL [ MICREL SEMICONDUCTOR ]
 浏览型号MIC2583R-JBQS的Datasheet PDF文件第1页浏览型号MIC2583R-JBQS的Datasheet PDF文件第2页浏览型号MIC2583R-JBQS的Datasheet PDF文件第4页浏览型号MIC2583R-JBQS的Datasheet PDF文件第5页浏览型号MIC2583R-JBQS的Datasheet PDF文件第6页浏览型号MIC2583R-JBQS的Datasheet PDF文件第7页浏览型号MIC2583R-JBQS的Datasheet PDF文件第8页浏览型号MIC2583R-JBQS的Datasheet PDF文件第9页  
Micrel, Inc.
MIC2582/MIC2583
Pin Description
Pin Number
8-Pin SOIC
1
Pin Number
16-Pin QSOP
1
Pin Name
/POR
Pin Name
Power-On Reset Output: Open drain N-channel device, Active Low. This pin
remains asserted during start-up until a time period (t
POR
) after the FB pin
voltage rises above the power-good threshold (VFB). The timing capacitor C
POR
determines t
POR
. When the output voltage monitored at the FB pin falls below
V
FB
, /POR is asserted for a minimum of one timing cycle (t
POR
). The /POR pin
requires a pull-up resistor (10kΩ minimum) to VCC.
ON Input: Active High. The ON pin, an input to a Schmitt-triggered comparator
used to enable/disable the controller, is compared to a 1.24V reference with
50mV of hysteresis. When a logic high is applied to the ON pin (V
ON
> 1.24V), a
start-up sequence begins when the GATE pin starts ramping up towards its final
operating voltage. When the ON pin receives a logic low signal (V
ON
< 1.19V),
the GATE pin is grounded and /FAULT remains high if VCC is above the UVLO
threshold. ON must be low for 20µs in order to initiate a start-up sequence.
Additionally, toggling the ON pin LOW to HIGH resets the circuit breaker.
Power-On Reset Timer: A capacitor connected between this pin and ground sets
the supply contact start-up delay (t
START
) and the power-on reset interval (t
POR
).
When VCC rises above the UVLO threshold, the capacitor connected to C
POR
begins to charge. When the voltage at CPOR crosses 0.3V, the start-up
threshold (V
START
), a start cycle is initiated if ON is asserted while capacitor C
POR
is immediately discharged to ground. When the voltage at FB rises above V
FB
,
capacitor C
POR
begins to charge again. When the voltage at CPOR rises above
the power-on reset delay threshold (V
TH
), the timer resets by pulling CPOR to
ground, and /POR is de-asserted. If C
POR
is left open, then t
START
defaults to
20µs.
Ground Connection: Tie to analog ground.
Power-Good Threshold Input (Under-voltage Detect): This input is internally
compared to a 1.24V reference with 30mV of hysteresis. An external resistive
divider may be used to set the voltage at this pin. If this input momentarily goes
below 1.24V, then /POR is activated for one timing cycle, t
POR
, indicating an
output under-voltage condition. The /POR signal de-asserts one timing cycle
after the FB pin exceeds the power-good threshold by 30mV. A 5µs filter on this
pin prevents glitches from inadvertently activating this signal.
Gate Drive Output: Connects to the gate of an external N-channel MOSFET. An
internal clamp ensures that no more than 9V is applied between the GATE pin
and the source of the external MOSFET. The GATE pin is immediately brought
low when either the circuit breaker trips or an under-voltage lockout condition
occurs.
Circuit Breaker Sense Input: A resistor between this pin and VCC sets the
current limit threshold. Whenever the voltage across the sense resistor exceeds
the slow trip current limit threshold (V
TRIPSLOW
), the GATE voltage is adjusted to
ensure a constant load current. If V
TRIPSLOW
(50mV) is exceeded for longer than
time period t
OCSLOW
, then the circuit breaker is tripped and the GATE pin is
immediately pulled low. If the voltage across the sense resistor exceeds the fast
trip circuit breaker threshold, V
TRIPFAST
, at any point due to fast, high amplitude
power supply faults, then the GATE pin is immediately brought low without delay.
To disable the circuit breaker, the SENSE and VCC pins can be tied together.
The default V
TRIPFAST
for either device is 100mV. Other fast trip thresholds are
available: 150mV, 200mV, or OFF (V
TRIPFAST
disabled). Please contact factory for
availability of other options.
Positive Supply Input: 2.3V to 13.2V. The GATE pin is held low by an internal
under-voltage lockout circuit until VCC exceeds a threshold of 2.2V. If VCC
exceeds 13.2V, an internal shunt regulator protects the chip from transient
voltages up to 20V at the VCC and SENSE pins.
2
3
ON
3
4
CPOR
4
5
7, 8
12
GND
FB
6
14
GATE
7
15
SENSE
8
16
VCC
April 2009
3
M9999-043009-C