欢迎访问ic37.com |
会员登录 免费注册
发布采购

KSZ8795CLX 参数 Datasheet PDF下载

KSZ8795CLX图片预览
型号: KSZ8795CLX
PDF下载: 下载PDF文件 查看货源
内容描述: [Integrated 5-Port 10/100-Managed Ethernet Switch with Gigabit GMII/RGMII and MII/RMII Interfaces]
分类和应用: 局域网(LAN)标准
文件页数/大小: 132 页 / 1359 K
品牌: MICREL [ MICREL SEMICONDUCTOR ]
 浏览型号KSZ8795CLX的Datasheet PDF文件第104页浏览型号KSZ8795CLX的Datasheet PDF文件第105页浏览型号KSZ8795CLX的Datasheet PDF文件第106页浏览型号KSZ8795CLX的Datasheet PDF文件第107页浏览型号KSZ8795CLX的Datasheet PDF文件第109页浏览型号KSZ8795CLX的Datasheet PDF文件第110页浏览型号KSZ8795CLX的Datasheet PDF文件第111页浏览型号KSZ8795CLX的Datasheet PDF文件第112页  
KSZ8795CLX  
To read out all the counters, the best performance over the SPI bus is (160+3) × 8 × 20 = 26 µs, where there are 160  
registers, 3 overhead, 8 clocks per access, at 50 MHz. In the heaviest condition, the byte counter will overflow in 2 min-  
utes. It is recommended that the software read all the counters at least every 30 seconds. All port MIB counters are  
designed as “read clear.”  
4.11 MIIM Registers  
All the registers defined in this section can be also accessed via the SPI interface.  
Note that different mapping mechanisms are used for MIIM and SPI. The “PHYAD” defined in IEEE is assigned as “0x1”  
for Port 1, “0x2” for Port 2, “0x3” for Port 3 and “0x4” for Port 4. The “REGAD” supported are 0x0-0x5 (0h-5h), 0x1D  
(1dh) and 0x1F (1fh).  
TABLE 4-31: MIIM REGISTERS  
Address  
Name  
Description  
Mode  
Default  
Register 0h: Basic Control  
15  
14  
Soft Reset 1 = PHY soft reset.  
0 = Normal operation.  
R/W  
(SC)  
0
0
Loopback 1 = Perform MAC loopback, loopback path as fol-  
lows:  
R/W  
Assume the loopback is at Port 1 MAC, Port 2 is  
the monitor port.  
Port 1 MAC Loopback (Port 1 Reg. 0,  
Bit[14] = ‘1’  
Start: RXP2/RXM2 (Port 2). Can also start from  
Port 3, 4, 5  
Loopback: MAC/PHY interface of Port 1’s MAC  
End: TXP2/TXM2 (Port 2). Can also end at Ports 3,  
4, 5 respectively  
Setting address 0x3, 4, 5 Reg. 0, Bit[14] = ‘1’ will  
perform MAC loopback on Ports 3, 4, 5, respec-  
tively.  
0 = Normal Operation.  
13  
12  
11  
10  
9
Force 100 1 = 100 Mbps.  
0 = 10 Mbps.  
R/W  
R/W  
R/W  
R/W  
R/W  
R/W  
1
1
0
0
0
1
AN Enable 1 = Auto-Negotiation enabled.  
0 = Auto-Negotiation disabled.  
Power Down 1 = Power down.  
0 = Normal operation.  
PHY Isolate 1 = Electrical PHY isolation of PHY from Tx+/Tx-.  
0 = Normal operation.  
Restart AN 1 = Restart Auto-Negotiation.  
0 = Normal operation.  
8
Force Full 1 = Full duplex.  
Duplex  
Reserved  
Reserved  
Hp_mdix  
0 = Half duplex.  
7
6
5
RO  
RO  
0
0
1
1 = HP Auto-MDI/MDIX mode  
R/W  
0 = Microchip Auto-MDI/MDIX mode  
4
3
2
Force MDI 1 = MDI mode when disable Auto-MDI/MDIX.  
0 = MDIX mode when disable Auto-MDI/MDIX.  
R/W  
R/W  
R/W  
0
0
0
Disable Auto 1 = Disable Auto-MDI/MDIX.  
MDI/MDI-X 0 = Enable Auto-MDI/MDIX.  
Disable Far 1 = Disable far end fault detection.  
End Fault  
0 = Normal operation.  
DS00002112A-page 108  
2016 Microchip Technology Inc.  
 复制成功!