欢迎访问ic37.com |
会员登录 免费注册
发布采购

KSZ8795CLX 参数 Datasheet PDF下载

KSZ8795CLX图片预览
型号: KSZ8795CLX
PDF下载: 下载PDF文件 查看货源
内容描述: [Integrated 5-Port 10/100-Managed Ethernet Switch with Gigabit GMII/RGMII and MII/RMII Interfaces]
分类和应用: 局域网(LAN)标准
文件页数/大小: 132 页 / 1359 K
品牌: MICREL [ MICREL SEMICONDUCTOR ]
 浏览型号KSZ8795CLX的Datasheet PDF文件第99页浏览型号KSZ8795CLX的Datasheet PDF文件第100页浏览型号KSZ8795CLX的Datasheet PDF文件第101页浏览型号KSZ8795CLX的Datasheet PDF文件第102页浏览型号KSZ8795CLX的Datasheet PDF文件第104页浏览型号KSZ8795CLX的Datasheet PDF文件第105页浏览型号KSZ8795CLX的Datasheet PDF文件第106页浏览型号KSZ8795CLX的Datasheet PDF文件第107页  
KSZ8795CLX  
TABLE 4-25: EEE PORT REGISTERS (CONTINUED)  
Address Name Description  
Mode  
Default  
EEE Port Register 5  
Port EEE Control Register  
Reg. 110 (0x6E) Bits[7:5] = 001 for EEE, Reg. 110 Bits[3:0] = 0xn, n = 1-4 for the Indirect Port Register,  
Reg. 111 (0x6F) Bits[7:0] = Offset to access the Indirect Byte Register 0xA0.  
Offset: 0x2C (Bits[15:8]), 0x2D (bits[7:0])  
Location: (001 EEE) -> {0xn, offset} -> 0xA0 holds the data.  
15  
10BT EEE 1 = 10BT EEE mode is disabled  
R/W  
1
Disable  
0 = 10BT EEE mode is enabled  
Note: 10BT EEE mode save power by reducing  
signal amplitude only.  
14 - 8  
7
Reserved  
RO  
7h’0  
1
H/W Based 1 = H/W will automatically perform EEE capability  
EEE NP exchange with Link Partner through next page  
R/W  
Auto-Negoti- exchange. EEE 100BT enable (Bit[0] of this regis-  
ation Enable ter). Will be set by H/W if EEE capability is  
matched.  
0 = H/W-based EEE capability exchange is off.  
EEE capability exchange is done by software.  
6
5
H/W 100BT 1 = 100BT EEE is enabled by H/W-based np  
EEE Enable exchange  
R
0
0
Status  
0 = 100BT EEE is disabled  
TX LPI  
Received  
1 = Indicates that the transmit PCS has received  
low power idle signaling one or more times since  
the register was last read.  
R/RC  
0 = Indicates that the PCS has not received low  
power idle signaling.  
This bit is cleared after reading.  
4
3
TX LPI  
Indication  
1 = Indicates that the transmit PCS is currently  
receiving low power idle signals.  
0 = Indicates that the PCS is not currently receiving  
low power idle signals.  
R
0
0
RX LPI  
Received  
1 = Indicates that the receive PCS has received  
low power idle signaling one or more times since  
the register was last read.  
R/RC  
0 = Indicates that the PCS has not received low  
power idle signaling.  
This bit is cleared after reading.  
2
RX LPI  
Indication  
1 = Indicates that the receive PCS is currently  
receiving low power idle signals.  
R
0
0 = Indicates that the PCS is not currently receiving  
low power idle signals.  
1
0
EEE SW  
1 = EEE is enabled through S/W setting Bit[0] of  
R/W  
R/W  
0
0
Mode Enable this register.  
0 = EEE is enabled through H/W Auto-Negotiation  
EEE SW  
100BT  
1 = EEE 100BT is enabled  
0 = EEE 100BT is disabled  
Enable  
Note: This bit could be set by S/W or H/W if H/W-  
based EEE Next Page Auto-Negotiation enable is  
on.  
2016 Microchip Technology Inc.  
DS00002112A-page 103  
 复制成功!