欢迎访问ic37.com |
会员登录 免费注册
发布采购

KSZ8041NLI 参数 Datasheet PDF下载

KSZ8041NLI图片预览
型号: KSZ8041NLI
PDF下载: 下载PDF文件 查看货源
内容描述: 10BASE-T / 100BASE-TX物理层收发器 [10Base-T/100Base-TX Physical Layer Transceiver]
分类和应用: 电信集成电路以太网:16GBASE-T
文件页数/大小: 45 页 / 585 K
品牌: MICREL [ MICREL SEMICONDUCTOR ]
 浏览型号KSZ8041NLI的Datasheet PDF文件第2页浏览型号KSZ8041NLI的Datasheet PDF文件第3页浏览型号KSZ8041NLI的Datasheet PDF文件第4页浏览型号KSZ8041NLI的Datasheet PDF文件第5页浏览型号KSZ8041NLI的Datasheet PDF文件第7页浏览型号KSZ8041NLI的Datasheet PDF文件第8页浏览型号KSZ8041NLI的Datasheet PDF文件第9页浏览型号KSZ8041NLI的Datasheet PDF文件第10页  
Micrel, Inc.
KSZ8041NL
List of Figures
Figure 1. Auto-Negotiation Flow Chart................................................................................................................................. 15
Figure 2. Typical Straight Cable Connection ....................................................................................................................... 20
Figure 3. Typical Crossover Cable Connection ................................................................................................................... 21
Figure 4. 25MHz Crystal / Oscillator Reference Clock for MII Mode ................................................................................... 22
Figure 5. 50MHz Oscillator Reference Clock for RMII Mode............................................................................................... 22
Figure 6. KSZ8041NL Power and Ground Connections ...................................................................................................... 23
Figure 7. MII SQE Timing (10Base-T) ................................................................................................................................. 33
Figure 8. MII Transmit Timing (10Base-T) ........................................................................................................................... 34
Figure 9. MII Receive Timing (10Base-T) ............................................................................................................................ 35
Figure 10. MII Transmit Timing (100Base-TX)..................................................................................................................... 36
Figure 11. MII Receive Timing (100Base-TX)...................................................................................................................... 37
Figure 12. RMII Timing – Data Received from RMII ............................................................................................................ 38
Figure 13. RMII Timing – Data Input to RMII ....................................................................................................................... 38
Figure 14. Auto-Negotiation Fast Link Pulse (FLP) Timing ................................................................................................. 39
Figure 15. MDC/MDIO Timing.............................................................................................................................................. 40
Figure 16. Reset Timing....................................................................................................................................................... 41
Figure 17. Recommended Reset Circuit.............................................................................................................................. 42
Figure 18. Recommended Reset Circuit for interfacing with CPU/FPGA Reset Output...................................................... 42
Figure 19. Reference Circuits for LED Strapping Pins......................................................................................................... 43
July 2008
6
M9999-071808-1.2