欢迎访问ic37.com |
会员登录 免费注册
发布采购

DSC1001AC2 参数 Datasheet PDF下载

DSC1001AC2图片预览
型号: DSC1001AC2
PDF下载: 下载PDF文件 查看货源
内容描述: [Low-Power Precision CMOS Oscillator]
分类和应用:
文件页数/大小: 8 页 / 644 K
品牌: MICREL [ MICREL SEMICONDUCTOR ]
 浏览型号DSC1001AC2的Datasheet PDF文件第1页浏览型号DSC1001AC2的Datasheet PDF文件第3页浏览型号DSC1001AC2的Datasheet PDF文件第4页浏览型号DSC1001AC2的Datasheet PDF文件第5页浏览型号DSC1001AC2的Datasheet PDF文件第6页浏览型号DSC1001AC2的Datasheet PDF文件第7页浏览型号DSC1001AC2的Datasheet PDF文件第8页  
1.8~3.3V  
Low-Power Precision CMOS Oscillator  
DSC1001  
Absolute Maximum Ratings1  
DSC1001  
CE1  
032.0000  
T
Item  
Min  
-0.3  
-
Max  
VDD+0.3  
+150  
Unit  
V
Condition  
-
Input Voltage  
Junction Temp  
Storage Temp  
Soldering Temp  
ESD  
Family  
°C  
°C  
°C  
V
-55  
-
+150  
Package, Temp  
& Stability  
Tape/  
Reel  
+260  
40 sec max.  
Output Freq  
1.0 to 150MHz  
-
HBM  
4000  
200  
MM  
* See Ordering Information for details  
CDM  
1500  
Ordering Code  
Recommended Operating Conditions  
Parameter  
Symbol  
Range  
Supply Voltage  
VDD  
1.7 3.6V  
Output Load  
ZL  
R>10KΩ, C≤15pF  
Operating Temperature  
Option 1  
-40 to +105 °C  
-40 to +85 °C  
-20 to +70 °C  
0 to +70 °C  
Option 2  
Option 3  
Option 4  
T
Specifications (VDD = 1.8 to 3.3v) TA=850C unless otherwise specified  
Parameter  
Symbol  
Condition  
Min  
Typ  
Max  
Unit  
Frequency  
f0  
Single Frequency  
1
150  
MHz  
ppm  
Includes frequency  
variations due to initial  
tolerance, temperature  
and power supply voltage  
Frequency Tolerance  
Δf  
±10,±25,±50  
Δf1  
First year @25°C  
-5  
-1  
+5  
ppm  
Aging  
Per year after 1st year  
@25°C  
Δf2  
+1  
15  
ppm  
uA  
Supply Current, standby  
IDD  
T=25°C  
Output Logic Levels  
Output logic high  
Output logic low  
VOH  
VOL  
-4mA  
4mA  
0.8*VDD  
-
-
Volts  
ms  
ns  
0.2*VDD  
90% VDD to stable clock  
output  
See Output Waveform for  
more detail  
See Output Waveform for  
more detail  
Startup Time2  
tSU  
tDA  
1.0  
20  
1.5  
100  
1.5  
55  
Output Disable Time  
Output Enable Time2  
Output Duty Cycle  
tEN  
1.0  
ms  
%
SYM  
45  
Input Logic Levels  
Input logic high  
Input logic low  
VIH  
VIL  
0.75*VDD  
-
-
Volts  
0.25* VDD  
MK-Q-B-P-D-050610-01-9  
Page 2