欢迎访问ic37.com |
会员登录 免费注册
发布采购

EDI88130CS35L32B 参数 Datasheet PDF下载

EDI88130CS35L32B图片预览
型号: EDI88130CS35L32B
PDF下载: 下载PDF文件 查看货源
内容描述: [Standard SRAM, 128KX8, 35ns, CMOS, CQCC32, LCC-32]
分类和应用: 静态存储器内存集成电路
文件页数/大小: 10 页 / 1050 K
品牌: MERCURY [ MERCURY UNITED ELECTRONICS INC ]
 浏览型号EDI88130CS35L32B的Datasheet PDF文件第2页浏览型号EDI88130CS35L32B的Datasheet PDF文件第3页浏览型号EDI88130CS35L32B的Datasheet PDF文件第4页浏览型号EDI88130CS35L32B的Datasheet PDF文件第5页浏览型号EDI88130CS35L32B的Datasheet PDF文件第6页浏览型号EDI88130CS35L32B的Datasheet PDF文件第7页浏览型号EDI88130CS35L32B的Datasheet PDF文件第8页浏览型号EDI88130CS35L32B的Datasheet PDF文件第9页  
128Kx8 Monolithic SRAM
SMD 5962-89598
EDI88130CS
FEATURES

Access Times of 15*, 17, 20, 25, 35, 45, 55ns

Battery Back-up Operation
• 2V Data Retention (EDI88130LPS)

CS1#, CS2 & OE# Functions for Bus Control

Inputs and Outputs Directly TTL Compatible

Organized as 128Kx8

Commercial, Industrial and Military Temperature Ranges

Thru-hole and Surface Mount Packages JEDEC Pinout
• 32 pin Sidebrazed Ceramic DIP, 400 mil (Package 102)
• 32 pin Sidebrazed Ceramic DIP, 600 mil (Package 9)
• 32 lead Ceramic SOJ (Package 140)
• 32 pad Ceramic Quad LCC (Package 12)
• 32 pad Ceramic LCC (Package 141)
• 32 lead Ceramic Flatpack (Package 142)

Single +5V (±10%) Supply OperationThe EDI88130CS is
a high speed, high performance, 128Kx8 bits monolithic
Static RAM.
An additional chip enable line provides system memory security
during power down in non-battery backed up systems and memory
banking in high speed battery backed systems where large multiple
pages of memory are required.
The EDI88130CS has eight bi-directional input-output lines to provide
simultaneous access to all bits in a word.
A low power version, EDI88130LPS, offers a 2V data retention
function for battery back-up applications.
Military product is available compliant to MIL-PRF-38535.
* 15ns access time is advanced information, contact factory for availability.
This product is subject to change without notice.
FIGURE 1 – PIN CONFIGURATION
32 DIP
32 SOJ
32 CLCC
32 FLATPACK
TOP VIEW
NC
A16
A14
A12
A7
A6
A5
A4
A3
A2
A1
A0
I/O0
I/O1
I/O2
V
SS
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
V
CC
A15
CS2#
WE#
A13
A8
A9
A11
OE#
A10
CS1#
I/O7
I/O6
I/O5
I/O4
I/O3
32 QUAD LCC
TOP VIEW
A12
A14
A16
NC
V
CC
A15
CS2
PIN DESCRIPTION
I/O0-7
A0-16
WE#
CS1#, CS2
OE#
V
CC
V
SS
NC
Data Input/Output
Address Inputs
Write Enable
Chip Select
Output Enable
Power Supply
Ground
Not Connected
4
3
2
1
32
31
30
A7
A6
A5
A4
A3
A2
A1
A0
I/O0
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
29
28
27
26
25
24
23
22
21
WE#
A13
A8
A9
A11
OE#
A10
CS1#
I/O7
Block Diagram
Memory Array
I/O1
I/O2
V
SS
I/O3
I/O4
I/O5
I/O6
A0-16
Address
Buffer
Address
Decoder
I/O
Circuits
I/O0-7
WE#
CS1#
CS2
OE#
Mercury Corp. - Memory and Storage Solutions • (602) 437-1520 • www.mrcy.com
1
4248.15E-0816-ss-EDI88130CS