欢迎访问ic37.com |
会员登录 免费注册
发布采购

MX25L4006EM1I-12G 参数 Datasheet PDF下载

MX25L4006EM1I-12G图片预览
型号: MX25L4006EM1I-12G
PDF下载: 下载PDF文件 查看货源
内容描述: 串行外设接口兼容--mode 0和模式3 [Serial Peripheral Interface compatible --Mode 0 and Mode 3]
分类和应用: 闪存存储内存集成电路光电二极管时钟
文件页数/大小: 52 页 / 1532 K
品牌: Macronix [ MACRONIX INTERNATIONAL ]
 浏览型号MX25L4006EM1I-12G的Datasheet PDF文件第1页浏览型号MX25L4006EM1I-12G的Datasheet PDF文件第2页浏览型号MX25L4006EM1I-12G的Datasheet PDF文件第3页浏览型号MX25L4006EM1I-12G的Datasheet PDF文件第5页浏览型号MX25L4006EM1I-12G的Datasheet PDF文件第6页浏览型号MX25L4006EM1I-12G的Datasheet PDF文件第7页浏览型号MX25L4006EM1I-12G的Datasheet PDF文件第8页浏览型号MX25L4006EM1I-12G的Datasheet PDF文件第9页  
MX25L4006E  
4M-BIT [x 1/x 2] CMOS SERIAL FLASH  
FEATURES  
GENERAL  
• Serial Peripheral Interface compatible -- Mode 0 and Mode 3  
• 4,194,304 x 1 bit structure or 2,097,152 x 2 bits (Dual Output mode) structure  
• 128 Equal Sectors with 4K byte each  
- Any Sector can be erased individually  
• 8 Equal Blocks with 64K byte each  
- Any Block can be erased individually  
• Single Power Supply Operation  
- 2.7 to 3.6 volt for read, erase, and program operations  
• Latch-up protected to 100mA from -1V to Vcc +1V  
PERFORMANCE  
• High Performance  
- Fast access time: 86MHz serial clock  
- Serial clock of Dual Output mode: 80MHz  
- Fast program time: 1.4ms(typ.) and 5ms(max.)/page (256-byte per page)  
- Byte program time: 9us  
- Fast erase time: 60ms(typ.)/sector (4K-byte per sector) ; 0.7s(typ.)/block (64K-byte per block)  
• Low Power Consumption  
- Low active read current: 12mA(max.) at 86MHz and 4mA(max.) at 33MHz  
- Low active programming current: 20mA (max.)  
- Low active erase current: 20mA (max.)  
- Low standby current: 25uA (max.)  
- Deep power-down mode 5uA (typ.)  
• Minimum 100,000 erase/program cycles  
• 20 years data retention  
SOFTWARE FEATURES  
• Input Data Format  
- 1-byte Command code  
• Block Lock protection  
- The BP0~BP2 status bit defines the size of the area to be software protected against Program and Erase in-  
structions  
• Auto Erase and Auto Program Algorithm  
Automatically erases and verifies data at selected sector  
Automatically programs and verifies data at selected page by an internal algorithm that automatically times the  
program pulse widths (Any page to be programed should have page in the erased state first)  
-
-
Status Register Feature  
Electronic Identification  
JEDEC 2-byte Device ID  
- RES command, 1-byte Device ID  
-
Support Serial Flash Discoverable Parameters (SFDP) mode  
HARDWARE FEATURES  
• PACKAGE  
8-pin SOP (150mil)  
8-pin SOP (200mil)  
8-pin PDIP (300mil)  
-
-
-
- 8-land WSON (6x5mm, 0.8mm package height)  
- 8-land USON (2x3x0.6mm)  
- All devices are RoHS Compliant  
P/N: PM1576  
REV. 1.3, FEB. 10, 2012  
4
 复制成功!