TABLE I. Electrical performance characteristics - Continued.
|
|
|
|
|
|
|
|
|
Test
|Symbol
Conditions
+125 C
= 0 V; 4.5 V
| Group A | Device
|subgroups | types
Limits
|
| Unit
|
|
|
|
|t
|t
| -55 C
T
|
C
| V
V
5.5 V
|
|
|
| Min | Max
|
SS
CC
|
|
unless otherwise specified
|
|
|
|
|
|
|
|
|
|
|
| 01-07
|
Data hold time
Byte load cycle
|See figures 4, 5, and 6 as
|9, 10, 11
| 16-19
| 10
| 0
|
|
| ns
WHDX
EHDX
| applicable. 5/
|
|
|
| 08-15
|
|
|
|
|
|
|
|
|
|t
|
|9, 10, 11
| 01-15
| .20
| 149
| µs
WHWL2
|
|
|
|
|
|
|
|
|
|
| 16-19
|
| .3
|
| 30
|
|
|
|
|
|
|
|
|
|
|01-02,16 |
|03-04,17 |
|05-06,18 |
| 250
|
|
|
| 200
|
Last byte loaded to data
polling
|t
|t
|
|9, 10, 11
| 150
|
WHEL
EHEL
|
|
|07,08,
|
| 120
| ns
|
|
|
|
|
|
|
|
|13,19
|
|
|
|
|
|09,10,
|
| 90
|
|
|
|14
|
|
|
|
|
|11,12,
|
| 70
|
|
|
|15
|
|
|
|
|
|
|
|
|
CE setup time
(chip erase)
|t
|See figures 4, 5, and 6 as
|9, 10, 11
| 01-15
| 5
|
| µs
ELWL
|
|
|
| applicable. 5/ 6/
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
OE setup time
(chip erase)
|t
|9, 10, 11
| 01-15
| 5
|
| µs
OVHWL
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| 01-07
| 10
|
| ms
WE pulse width (chip
erase)
|t
|9, 10, 11
|
|
|
|
WLWH2
|
|
|
|
| 08-15
| 10
|
| µs
|
|
|
|
|
|
|
|
|
|
CE hold time
(chip erase)
|t
|9, 10, 11
| 01-15
| 5
|
| µs
WHEH
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
OE hold time (chip erase)
|t
|
|
|9, 10, 11
| 01-15
| 5
|
| µs
WHOH
|
|
|
|
|
|
|
|
|
|
High voltage
(chip erase)
|V
|9, 10, 11
| 01-15
| 12
| 13
| V
H
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Clear recovery
(chip erase)
|t
|9, 10, 11
| 01-15
|
| 50
| ms
OLEL
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Data setup time
(chip erase) 7/
|t
|9, 10, 11
| 01-15
| 1
| µs
DHWL
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Data hold time during
chip erase cycle 7/
|t
|
|
|9, 10, 11
| 01-15
| 1
| µs
WHDX
|
|
|
|
|
|
|
|
See footnotes at end of table.
SIZE
STANDARD
5962-38267
A
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216-5000
REVISION LEVEL
G
SHEET
11
DSCC FORM 2234
APR 97