欢迎访问ic37.com |
会员登录 免费注册
发布采购

MAX515CSA 参数 Datasheet PDF下载

MAX515CSA图片预览
型号: MAX515CSA
PDF下载: 下载PDF文件 查看货源
内容描述: 5V ,低功耗,电压输出,串行10位DAC [5V, Low-Power, Voltage-Output, Serial 10-Bit DACs]
分类和应用:
文件页数/大小: 16 页 / 176 K
品牌: MAXIM [ MAXIM INTEGRATED PRODUCTS ]
 浏览型号MAX515CSA的Datasheet PDF文件第1页浏览型号MAX515CSA的Datasheet PDF文件第2页浏览型号MAX515CSA的Datasheet PDF文件第4页浏览型号MAX515CSA的Datasheet PDF文件第5页浏览型号MAX515CSA的Datasheet PDF文件第6页浏览型号MAX515CSA的Datasheet PDF文件第7页浏览型号MAX515CSA的Datasheet PDF文件第8页浏览型号MAX515CSA的Datasheet PDF文件第9页  
5V, Low-Power, Voltage-Output,
Serial 10-Bit DACs
ELECTRICAL CHARACTERISTICS—Single +5V Supply (continued)
(V
DD
= 5V, V
SS
= 0V, AGND = DGND = 0V, REFIN = 2.048V (external), RFB = BIPOFF = VOUT (MAX504), C
REFOUT
= 33µF (MAX504),
R
L
= 10kΩ, C
L
= 100pF, T
A
= T
MIN
to T
MAX
, unless otherwise noted.)
PARAMETER
SYMBOL
T
A
= +25°C
Reference Output Voltage
Temperature Coefficient
Resistance
Power-Supply Rejection Ratio
Noise Voltage
Required External Capacitor
Input High
Input Low
Input Current
Input Capacitance
DIGITAL OUTPUT (DOUT)
Output High
Output Low
DYNAMIC PERFORMANCE
Voltage-Output Slew Rate
Voltage-Output Settling Time
Digital Feedthrough
Signal-to-Noise Plus Distortion
POWER SUPPLY
Positive Supply Voltage
Power-Supply Current
V
DD
I
DD
All inputs = 0V or V
DD
, MAX504
output = no load
MAX515
20
15
0
35
35
45
0
C
L
= 50pF
20
25
50
80
4.5
260
140
5.5
400
300
V
µA
SR
T
A
= +25°C
To ±1/2LSB, VOUT = 2V
CS
= V
DD
, DIN = 100kHz
REFIN = 1kHz, 2Vp-p (G = 1 or 2),
code = 1111...
0.15
0.25
25
5
68
V/µs
µs
nV-s
dB
V
OH
V
OL
I
SOURCE
= 2mA
I
SINK
= 2mA
V
DD
- 1
0.4
V
V
TC
REFOUT
R
REFOUT
PSRR
e
n
C
REFOUT
V
IH
V
IL
I
IN
C
IN
V
IN
= 0V or V
DD
8
(Note 4)
4.5V
V
DD
5.5V
0.1Hz to 10kHz
3.3
2.4
0.8
±1
MAX504C
MAX504E
CONDITIONS
MIN
2.024
2.015
2.011
30
0.5
200
400
2
TYP
2.048
MAX
2.072
2.081
2.085
ppm/°C
µV/V
µVp-p
µF
V
V
µA
pF
V
UNITS
MAX504/MAX515
REFERENCE OUTPUT (REFOUT—MAX504 Only)
DIGITAL INPUTS (DIN, SCLK,
CS, CLR)
SINAD
SWITCHING CHARACTERISTICS
(Note 5)
CS
Setup Time
SCLK Fall to
CS
Fall Hold Time
SCLK Fall to
CS
Rise Hold Time
SCLK High Width
SCLK Low Width
DIN Setup Time
DIN Hold Time
DOUT Valid Propagation Delay
CS
High Pulse Width
CLR
Pulse Width
CS
Rise to SCLK Rise Setup Time
t
CSS
t
CSH0
t
CSH1
t
CH
t
CL
t
DS
t
DH
t
DO
t
CSW
t
CLR
t
CS1
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
_______________________________________________________________________________________
3