欢迎访问ic37.com |
会员登录 免费注册
发布采购

MAX485CPA 参数 Datasheet PDF下载

MAX485CPA图片预览
型号: MAX485CPA
PDF下载: 下载PDF文件 查看货源
内容描述: 低功耗,限摆率限制RS - 485 / RS -422收发器 [Low-Power, Slew-Rate-Limited RS-485/RS-422 Transceivers]
分类和应用:
文件页数/大小: 19 页 / 439 K
品牌: MAXIM [ MAXIM INTEGRATED PRODUCTS ]
 浏览型号MAX485CPA的Datasheet PDF文件第3页浏览型号MAX485CPA的Datasheet PDF文件第4页浏览型号MAX485CPA的Datasheet PDF文件第5页浏览型号MAX485CPA的Datasheet PDF文件第6页浏览型号MAX485CPA的Datasheet PDF文件第8页浏览型号MAX485CPA的Datasheet PDF文件第9页浏览型号MAX485CPA的Datasheet PDF文件第10页浏览型号MAX485CPA的Datasheet PDF文件第11页  
Low-Power, Slew-Rate-Limited  
RS-485/RS-422 Transceivers  
______________________________________________________________Pin Description  
PIN  
MAX481/MAX483/  
MAX485/MAX487/  
MAX1487  
NAME  
FUNCTION  
MAX488/  
MAX490  
MAX489/  
MAX491  
DIP/SO  
µMAX  
DIP/SO  
µMAX  
DIP/SO  
Receiver Output: If A > B by 200mV, RO will be high;  
If A < B by 200mV, RO will be low.  
1
3
2
4
2
RO  
Receiver Output Enable. RO is enabled when RE is low; RO is  
high impedance when RE is high.  
2
3
4
4
5
6
5
3
4
5
RE  
Driver Output Enable. The driver outputs, Y and Z, are enabled  
by bringing DE high. They are high impedance when DE is low. If  
the driver outputs are enabled, the parts function as line drivers.  
While they are high impedance, they function as line receivers if  
RE is low.  
3
DE  
Driver Input. A low on DI forces output Y low and output Z high.  
Similarly, a high on DI forces output Y high and output Z low.  
DI  
5
6
7
8
4
5
6
7
6, 7  
9
GND  
Y
Ground  
Noninverting Driver Output  
6
8
10  
Z
Inverting Driver Output  
8
2
A
Noninverting Receiver Input and Noninverting Driver Output  
Noninverting Receiver Input  
7
1
12  
A
7
1
B
Inverting Receiver Input and Inverting Driver Output  
Inverting Receiver Input  
8
2
11  
B
1
3
14  
V
Positive Supply: 4.75V V  
5.25V  
CC  
CC  
1, 8, 13  
N.C.  
No Connect—not internally connected  
TOP VIEW  
R
RO  
RE  
DE  
DI  
1
2
3
4
8
7
6
5
V
CC  
MAX481  
MAX483  
MAX485  
MAX487  
MAX1487  
B
DE  
A
DI  
R
RO  
RE  
DE  
DI  
1
8
7
V
D
D
CC  
GND  
B
B
A
2
3
4
Rt  
Rt  
DIP/SO  
6
5
A
RO  
R
D
GND  
1
2
3
4
A
B
8
7
6
5
V
CC  
GND  
DI  
MAX481  
MAX483  
MAX485  
MAX487  
MAX1487  
RE  
RO  
DE  
RE  
NOTE: PIN LABELS Y AND Z ON TIMING, TEST, AND WAVEFORM DIAGRAMS REFER TO PINS A AND B WHEN DE IS HIGH.  
TYPICAL OPERATING CIRCUIT SHOWN WITH DIP/SO PACKAGE.  
µMAX  
Figure 1. MAX481/MAX483/MAX485/MAX487/MAX1487 Pin Configuration and Typical Operating Circuit  
_______________________________________________________________________________________  
7