欢迎访问ic37.com |
会员登录 免费注册
发布采购

MCP795B21 参数 Datasheet PDF下载

MCP795B21图片预览
型号: MCP795B21
PDF下载: 下载PDF文件 查看货源
内容描述: SPI实时时钟日历 [SPI Real-Time Clock Calendar]
分类和应用: 时钟
文件页数/大小: 54 页 / 969 K
品牌: MAS [ MICRO ANALOG SYSTEMS ]
 浏览型号MCP795B21的Datasheet PDF文件第3页浏览型号MCP795B21的Datasheet PDF文件第4页浏览型号MCP795B21的Datasheet PDF文件第5页浏览型号MCP795B21的Datasheet PDF文件第6页浏览型号MCP795B21的Datasheet PDF文件第8页浏览型号MCP795B21的Datasheet PDF文件第9页浏览型号MCP795B21的Datasheet PDF文件第10页浏览型号MCP795B21的Datasheet PDF文件第11页  
MCP795WXX/MCP795BXX  
• Addresses 0x08h-0x0Bh are the device Configu-  
ration, Calibration, Watchdog Configuration and  
Event Detect Configuration registers.  
2.11 RTCC Memory Map  
The RTCC registers are contained in addresses 0x00h-  
0x1fh. 64 bytes of user-accessable SRAM are located  
in the address range 0x20-0x5f. The SRAM memory is  
a separate block from the RTCC control and Configura-  
tion registers. All SRAM locations are battery-backed-  
up during a VCC power fail. Unused locations are not  
accessible.  
• Addresses 0x0ch-0x11h are the Alarm 0 registers.  
These are used to set up the Alarm 0, the inter-  
rupt pin and the Alarm 0 compare.  
• Addresses 0x12h-0x17h are the Alarm 1 regis-  
ters. These are used to set up the Alarm 1, the  
interrupt pin and the Alarm 1 compare, Alarm 1  
offers a enhanced resolution of tenth and  
hundredths of seconds.  
• Addresses 0x00h-0x07h are the RTCC Time and  
Date registers. These are read/write registers.  
Care must be taken when writing to these regis-  
ters with the oscillator running.  
• Addresses 0x18h-0x1Fh are used for the Power-  
Down and Power-Up time-stamp feature. The  
detailed memory map is shown in Table 4-1. No  
error checking is provided when loading Time and  
Date registers.  
• Incorrect data can appear in the Time and Date  
registers if a write is attempted during the time  
frame where these internal registers are being  
incremented. The user can minimize the  
likelihood of data corruption by ensuring that any  
writes to the Time and Date registers occur before  
the contents of the second register reach a value  
of 0x59H.  
FIGURE 2-2:  
MEMORY MAP  
RTCC Register/SRAM  
EEPROM  
0x00  
0x00  
Time and Date  
0x07  
0x09  
Configuration and Calibration  
0x0B  
0x0C  
Alarm 0  
EEPROM  
Memory  
0x11  
0x12  
Alarm 1  
0x17  
0x18  
Time-Stamp  
0x1F  
0x20  
0xFF  
Note: 1K EEPROM Max address is 0x7F.  
Unique ID  
SRAM (64 Bytes)  
0x00  
Unique ID Location 1  
EUI-48/64  
0x07  
0x08  
Unique ID Location 2  
0x5F  
0x0F  
2011 Microchip Technology Inc.  
Preliminary  
DS22280A-page 7  
 复制成功!