欢迎访问ic37.com |
会员登录 免费注册
发布采购

MAS9116AASD08 参数 Datasheet PDF下载

MAS9116AASD08图片预览
型号: MAS9116AASD08
PDF下载: 下载PDF文件 查看货源
内容描述: 立体声数字音量控制 [Stereo Digital Volume Control]
分类和应用:
文件页数/大小: 18 页 / 1432 K
品牌: MAS [ MICRO ANALOG SYSTEMS ]
 浏览型号MAS9116AASD08的Datasheet PDF文件第6页浏览型号MAS9116AASD08的Datasheet PDF文件第7页浏览型号MAS9116AASD08的Datasheet PDF文件第8页浏览型号MAS9116AASD08的Datasheet PDF文件第9页浏览型号MAS9116AASD08的Datasheet PDF文件第11页浏览型号MAS9116AASD08的Datasheet PDF文件第12页浏览型号MAS9116AASD08的Datasheet PDF文件第13页浏览型号MAS9116AASD08的Datasheet PDF文件第14页  
DA9116.005  
22 November, 2005  
DIGITAL CHARACTERISTICS  
N Digital Inputs/Outputs  
(AVCC=+5.0 V, AVSS=0 V, TA=+25oC unless otherwise noted)  
Parameter  
Symbol  
Conditions  
Min  
Typ  
Max  
Unit  
Input low voltage  
VIL  
All digital inputs,  
DC  
All digital inputs,  
DC  
0.3*  
DVCC  
V
V
V
V
Input high voltage  
Output low voltage  
Output high voltage  
VIH  
VOL  
VOH  
0.7*  
DVCC  
All digital outputs,  
IL=2mA  
0.4  
All digital outputs,  
IH=2mA  
DVCC-  
0.4  
N Serial Interface Timing  
(AVCC=+5.0 V, AVSS=0 V, TA=+25oC unless otherwise noted)  
Parameter  
Symbol  
FCCLK  
TWHC  
TWLC  
TRC  
Conditions  
Min  
Typ  
Max  
Unit  
MHz  
ns  
Frequency of CCLK  
Period of CCLK high  
Period of CCLK low  
Rise time of CCLK  
Fall time of CCLK  
1
Measured from VIH to VIH  
Measured from VIL to VIL  
Measured from VIL to VIH  
Measured from VIH to VIL  
500  
500  
ns  
100  
100  
ns  
TFC  
ns  
Hold time, CCLK high to  
XCS low  
THCHS  
20  
ns  
Setup time, XCS low to  
CCLK high  
TSSLCH  
TSDCH  
THCHD  
TDCLD  
TDSZ  
100  
100  
100  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
Setup time, valid CI to  
CCLK high  
Hold time, CCLK high to  
invalid CI  
Delay time, CCLK low to  
valid CI  
Load=100pF  
200  
200  
Delay time, XCS high or 8th  
CCLK low to invalid CI  
Hold time, 16th CCLK high  
to XCS high  
20  
Load=3.3kΩ  
THLCHS  
TSSHCH  
200  
200  
Setup time, XCS high to  
CCLK high  
10 (18)