欢迎访问ic37.com |
会员登录 免费注册
发布采购

MV78200-A0-BHO-C080 参数 Datasheet PDF下载

MV78200-A0-BHO-C080图片预览
型号: MV78200-A0-BHO-C080
PDF下载: 下载PDF文件 查看货源
内容描述: 发现™系列的创新CPU系列硬件规格 [Discovery™ Innovation Series CPU Family Hardware Specifications]
分类和应用:
文件页数/大小: 128 页 / 1541 K
品牌: MARVELL [ MARVELL TECHNOLOGY GROUP LTD. ]
 浏览型号MV78200-A0-BHO-C080的Datasheet PDF文件第111页浏览型号MV78200-A0-BHO-C080的Datasheet PDF文件第112页浏览型号MV78200-A0-BHO-C080的Datasheet PDF文件第113页浏览型号MV78200-A0-BHO-C080的Datasheet PDF文件第114页浏览型号MV78200-A0-BHO-C080的Datasheet PDF文件第116页浏览型号MV78200-A0-BHO-C080的Datasheet PDF文件第117页浏览型号MV78200-A0-BHO-C080的Datasheet PDF文件第118页浏览型号MV78200-A0-BHO-C080的Datasheet PDF文件第119页  
Electrical Specifications  
Table 63: SATA II Interface Gen2m Mode Driver and Receiver Characteristics  
Description  
Symbol  
BR  
Min  
Max  
Units  
Gbps  
ppm  
kHz  
Notes  
Baud Rate  
3.0  
-
-
-
-
-
Baud rate tolerance  
Bppm  
Fssc  
SSCtol  
UI  
-350.0  
30.0  
350.0  
33.0  
0.0  
Spread spectrum modulation frequency  
Spread spectrum modulation Deviation  
Unit Interval  
-5000.0  
ppm  
ps  
333.33  
Driver Parameters  
Output differential voltage  
Vdifftx  
RLOD  
RLOD  
RLOD  
RLOD  
TJ10  
400.0  
700.0  
mV  
dB  
dB  
dB  
dB  
UI  
1 , 2  
Differential return loss (150 MHz-300 MHz)  
Differential return loss (300 MHz-600 MHz)  
Differential return loss (600 MHz-2.4 GHz)  
Differential return loss (2.4 GHz-3.0 GHz)  
Total jitter at connector clock-data  
14.0  
-
-
-
8.0  
-
6.0  
-
-
3.0  
-
-
-
-
-
-
0.30  
0.17  
0.37  
0.19  
3
3
4
4
Deterministic jitter at connector clock-data  
Total jitter at connector clock-data  
DJ10  
UI  
TJ500  
DJ500  
UI  
Deterministic jitter at connector clock-data  
UI  
Receiver Parameters  
Input differential voltage  
Vdiffrx  
RLID  
240.0  
18.0  
14.0  
10.0  
8.0  
3.0  
-
750.0  
mV  
dB  
dB  
dB  
dB  
dB  
UI  
5
-
Differential return loss (150 MHz-300 MHz)  
Differential return loss (300 MHz-600 MHz)  
Differential return loss (600 MHz-1.2 GHz)  
Differential return loss (1.2 GHz-2.4 GHz)  
Differential return loss (2.4 GHz-3.0 GHz)  
Total jitter at connector clock-data  
-
RLID  
-
-
RLID  
-
-
RLID  
-
-
RLID  
-
-
TJ10  
DJ10  
TJ500  
DJ500  
0.46  
0.35  
0.60  
0.42  
3
3
4
4
Deterministic jitter at connector clock-data  
Total jitter at connector clock-data  
-
UI  
-
UI  
Deterministic jitter at connector clock-data  
-
UI  
Notes :  
General Comment: For more information, refer to SATA II Revision 2.6 Specification, February, 2007.  
General Comment: The load is 100 ohm differential for these parameters, unless otherw ise specified.  
General Comment: To comply w ith the values presented in this table, refer to your local  
Marvell representative for register settings.  
1. 0.45-0.55 UI is the range w here the signal meets the minimum level.  
2. Output Differential Amplitude and Pre-Emphasis are configurabile. See functional register description  
for more details.  
3. Defined for BR/10.  
4. Defined for BR/500.  
5. 0.5 UI is the point w here the signal meets the minimum level.  
Copyright © 2008 Marvell  
MV-S104671-U0 Rev. C  
Page 115  
December 6, 2008, Preliminary  
Document Classification: Proprietary Information