欢迎访问ic37.com |
会员登录 免费注册
发布采购

88F6281_1 参数 Datasheet PDF下载

88F6281_1图片预览
型号: 88F6281_1
PDF下载: 下载PDF文件 查看货源
内容描述: 集成控制器硬件规格 [Integrated Controller Hardware Specifications]
分类和应用: 控制器
文件页数/大小: 140 页 / 1146 K
品牌: MARVELL [ MARVELL TECHNOLOGY GROUP LTD. ]
 浏览型号88F6281_1的Datasheet PDF文件第82页浏览型号88F6281_1的Datasheet PDF文件第83页浏览型号88F6281_1的Datasheet PDF文件第84页浏览型号88F6281_1的Datasheet PDF文件第85页浏览型号88F6281_1的Datasheet PDF文件第87页浏览型号88F6281_1的Datasheet PDF文件第88页浏览型号88F6281_1的Datasheet PDF文件第89页浏览型号88F6281_1的Datasheet PDF文件第90页  
88F6281  
Hardware Specifications  
8.6  
AC Electrical Specifications  
See Section 8.7, Differential Interface Electrical Characteristics, on page 118 for differential interface  
specifications.  
8.6.1  
Reference Clock AC Timing Specifications  
Table 45: Reference Clock AC Timing Specifications  
Description  
Symbol  
Min  
Max  
Units  
Notes  
CPU and Core Reference Clock  
Frequency  
F
25 -  
25 +  
MHz  
REF_CLK_XIN  
50 ppm  
50 ppm  
Clock duty cycle  
DC  
SR  
40  
60  
%
REF_CLK_XIN  
REF_CLK_XIN  
REF_CLK_XIN  
Slew rate  
0.7  
V/ns  
ps  
1
Pk-Pk jitter  
JR  
200  
Ethernet Reference Clock  
Frequency in MII/MMII-MAC mode  
F
F
GE_TXCLK_OUT  
2.5 -  
100 ppm  
50 +  
100 ppm  
MHz  
%
7
GE_RXCLK  
MII/MMII-MAC mode clock duty cycle  
Slew rate  
DC  
DC  
SR  
SR  
GE_TXCLK_OUT  
35  
65  
7
GE_RXCLK  
GE_TXCLK_OUT  
GE_RXCLK  
0.7  
V/ns  
1, 7  
Audio External Reference Clock  
Audio external reference clock  
F
256 X F  
kHz  
kHz  
kHz  
MHz  
kHz  
3
3
3
2
4
AU_EXTCLK  
s
s
S/PDIF Recovered Master Clock  
S/PDIF recovered master clock  
F
256 X F  
AU_SPDFRMCLK  
2
I S Reference Clock  
2
I S clock  
F
64 X F  
s
I2S_BCLK  
SPI_SCK  
RTC_XIN  
SPI Output Clock  
SPI output clock  
F
F
TCLK/30  
TCLK/4  
RTC Reference Clock  
RTC_XIN crystal frequency  
32.768  
Transport Stream (TS) Output Mode Reference Clock  
TS output clock in parallel mode  
TS output clock in serial mode  
F
F
F
9.61  
9.61  
12.5  
83  
MHz  
MHz  
5
5
TS0_CLK, TS1_CLK  
F
TS0_CLK, TS1_CLK  
Transport Stream Input Mode Reference Clock  
TS input clock in parallel mode  
TS input clock in serial mode  
F
F
F
13.5  
83  
MHz  
MHz  
TS0_CLK, TS1_CLK  
F
TS0_CLK, TS1_CLK  
Transport Stream External Reference Clock  
TS external clock in parallel mode  
TS external clock in serial mode  
F
F
9.61  
9.61  
12.5  
83  
MHz  
MHz  
5
5
EXT_CLK  
EXT_CLK  
Doc. No. MV-S104859-U0 Rev. E  
Page 86  
Copyright © 2008 Marvell  
December 2, 2008, Preliminary  
Document Classification: Proprietary Information