欢迎访问ic37.com |
会员登录 免费注册
发布采购

LY61L25616GL 参数 Datasheet PDF下载

LY61L25616GL图片预览
型号: LY61L25616GL
PDF下载: 下载PDF文件 查看货源
内容描述: 256K ×16位高速CMOS SRAM [256K X 16 BIT HIGH SPEED CMOS SRAM]
分类和应用: 静态存储器
文件页数/大小: 14 页 / 176 K
品牌: LYONTEK [ Lyontek Inc. ]
 浏览型号LY61L25616GL的Datasheet PDF文件第2页浏览型号LY61L25616GL的Datasheet PDF文件第3页浏览型号LY61L25616GL的Datasheet PDF文件第4页浏览型号LY61L25616GL的Datasheet PDF文件第5页浏览型号LY61L25616GL的Datasheet PDF文件第7页浏览型号LY61L25616GL的Datasheet PDF文件第8页浏览型号LY61L25616GL的Datasheet PDF文件第9页浏览型号LY61L25616GL的Datasheet PDF文件第10页  
®
LY61L25616
Rev. 2.1
256K X 16 BIT HIGH SPEED CMOS SRAM
CAPACITANCE
(T
A
= 25
, f = 1.0MHz)
PARAMETER
Input Capacitance
Input/Output Capacitance
SYMBOL
C
IN
C
I/O
MIN.
-
-
MAX
8
10
UNIT
pF
pF
Note : These parameters are guaranteed by device characterization, but not production tested.
AC TEST CONDITIONS
Input Pulse Levels
Input Rise and Fall Times
Input and Output Timing Reference Levels
Output Load
0.2V to V
CC
- 0.2V
3ns
1.5V
C
L
= 30pF + 1TTL, I
OH
/I
OL
= -8mA/16mA
AC ELECTRICAL CHARACTERISTICS
(1) READ CYCLE
PARAMETER
SYM.
LY61L25616 LY61L25616 LY61L25616 LY61L25616 LY61L25616
UNIT
-10
-12
-15
-20
-25
MIN. MAX. MIN. MAX. MIN. MAX. MIN. MAX. MIN. MAX.
Read Cycle Time
t
RC
10
-
12
-
15
-
20
-
25
-
ns
Address Access Time
t
AA
-
10
-
12
-
15
-
20
-
25
ns
Chip Enable Access Time
t
ACE
-
10
-
12
-
15
-
20
-
25
ns
Output Enable Access Time
t
OE
-
5
-
6
-
7
-
8
-
9
ns
Chip Enable to Output in Low-Z
t
CLZ
*
2
-
3
-
4
-
4
-
4
-
ns
Output Enable to Output in Low-Z
t
OLZ
*
0
-
0
-
0
-
0
-
0
-
ns
Chip Disable to Output in High-Z
t
CHZ
*
-
5
-
6
-
7
-
8
-
9
ns
Output Disable to Output in High-Z
t
OHZ
*
-
5
-
6
-
7
-
8
-
9
ns
Output Hold from Address Change
t
OH
3
-
3
-
3
-
3
-
3
-
ns
LB#, UB# Access Time
t
BA
-
5
-
6
-
7
-
8
-
9
ns
LB#, UB# to High-Z Output
t
BHZ
*
-
5
-
6
-
7
-
8
-
9
ns
LB#, UB# to Low-Z Output
t
BLZ
*
2
-
3
-
4
-
4
-
4
-
ns
(2) WRITE CYCLE
PARAMETER
Write Cycle Time
Address Valid to End of Write
Chip Enable to End of Write
Address Set-up Time
Write Pulse Width
Write Recovery Time
Data to Write Time Overlap
Data Hold from End of Write Time
Output Active from End of Write
Write to Output in High-Z
LB#, UB# Valid to End of Write
LY61L25616 LY61L25616 LY61L25616 LY61L25616 LY61L25616
SYM.
UNIT
-10
-12
-15
-20
-25
MIN. MAX. MIN. MAX. MIN. MAX. MIN. MAX. MIN. MAX.
t
WC
10
-
12
-
15
-
20
-
25
-
t
AW
8
-
10
-
12
-
16
-
20
-
t
CW
8
-
10
-
12
-
16
-
20
-
t
AS
0
-
0
-
0
-
0
-
0
-
t
WP
8
-
9
-
10
-
11
-
12
-
t
WR
0
-
0
-
0
-
0
-
0
-
t
DW
6
-
7
-
8
-
9
-
10
-
t
DH
0
-
0
-
0
-
0
-
0
-
t
OW
*
2
-
3
-
4
-
5
-
6
-
t
WHZ
*
-
6
-
7
-
8
-
9
-
10
t
BW
8
-
10
-
12
-
16
-
20
-
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
*These parameters are guaranteed by device characterization, but not production tested.
Lyontek Inc.
reserves the rights to change the specifications and products without notice.
5F, No. 2, Industry E. Rd. IX, Science-Based Industrial Park, Hsinchu 300, Taiwan.
TEL: 886-3-6668838
FAX: 886-3-6668836
5