欢迎访问ic37.com |
会员登录 免费注册
发布采购

LY61L102416AGL-12I 参数 Datasheet PDF下载

LY61L102416AGL-12I图片预览
型号: LY61L102416AGL-12I
PDF下载: 下载PDF文件 查看货源
内容描述: [1024K X 16 BIT HIGH SPEED CMOS SRAM]
分类和应用: 静态存储器
文件页数/大小: 13 页 / 360 K
品牌: LYONTEK [ Lyontek Inc. ]
 浏览型号LY61L102416AGL-12I的Datasheet PDF文件第1页浏览型号LY61L102416AGL-12I的Datasheet PDF文件第2页浏览型号LY61L102416AGL-12I的Datasheet PDF文件第3页浏览型号LY61L102416AGL-12I的Datasheet PDF文件第4页浏览型号LY61L102416AGL-12I的Datasheet PDF文件第6页浏览型号LY61L102416AGL-12I的Datasheet PDF文件第7页浏览型号LY61L102416AGL-12I的Datasheet PDF文件第8页浏览型号LY61L102416AGL-12I的Datasheet PDF文件第9页  
®
LY61L102416A  
1024K X 16 BIT HIGH SPEED CMOS SRAM  
Rev. 1.4  
Standby Power  
Supply Current  
CE# VCC - 0.2V;  
Other pin is at 0.2V or Vcc-0.2V  
ISB1  
-
4
40  
mA  
Notes:  
1. VIH(max) = VCC + 2.0V for pulse width less than 6ns.  
2. VIL(min) = VSS - 2.0V for pulse width less than 6ns.  
3. Over/Undershoot specifications are characterized on engineering evaluation stage, not for mass production test.  
4. Typical values are included for reference only and are not guaranteed or tested.  
Typical valued are measured at VCC = VCC(TYP.) and TA = 25  
CAPACITANCE (TA = 25, f = 1.0MHz)  
PARAMETER  
Input Capacitance  
Input/Output Capacitance  
SYMBOL  
CIN  
MIN.  
-
-
MAX  
8
10  
UNIT  
pF  
pF  
CI/O  
Note : These parameters are guaranteed by device characterization, but not production tested.  
AC TEST CONDITIONS  
speed  
10/12ns  
Input Pulse Levels  
Input Rise and Fall Times  
Input and Output Timing Reference Levels  
0.2V to Vcc-0.2V  
3ns  
Vcc/2  
CL = 30pF + 1TTL,  
IOH/IOL = -8mA/4mA  
Output Load  
AC ELECTRICAL CHARACTERISTICS  
(1) READ CYCLE  
PARAMETER  
LY61L102416A-10  
LY61L102416A-12  
SYM.  
tRC  
UNIT  
MIN.  
MAX.  
MIN.  
MAX.  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
Read Cycle Time  
10  
-
-
-
10  
10  
4.5  
-
12  
-
-
-
12  
12  
5
-
Address Access Time  
tAA  
Chip Enable Access Time  
Output Enable Access Time  
Chip Enable to Output in Low-Z  
Output Enable to Output in Low-Z  
Chip Disable to Output in High-Z  
Output Disable to Output in High-Z  
Output Hold from Address Change  
LB#, UB# Access Time  
tACE  
tOE  
tCLZ  
tOLZ  
tCHZ  
-
-
*
*
2
0
-
3
0
-
-
2
-
-
-
*
4
5
5
-
5
5
-
tOHZ  
tOH  
tBA  
*
-
4
2
-
-
-
4.5  
4
LB#, UB# to High-Z Output  
LB#, UB# to Low-Z Output  
tBHZ  
*
-
tBLZ  
*
0
-
0
(2) WRITE CYCLE  
PARAMETER  
LY61L102416A-10  
LY61L102416A-12  
SYM.  
UNIT  
MIN.  
10  
8
MAX.  
MIN.  
12  
10  
10  
0
MAX.  
Write Cycle Time  
tWC  
tAW  
tCW  
tAS  
-
-
-
-
-
-
-
-
-
-
ns  
ns  
ns  
ns  
ns  
Address Valid to End of Write  
Chip Enable to End of Write  
Address Set-up Time  
Write Pulse Width  
8
0
8
tWP  
10  
Lyontek Inc. reserves the rights to change the specifications and products without notice.  
5F, No. 2, lndustry E . Rd. 9, Science-Based Industrial Park, Hsinchu 300, Taiwan  
TEL: 886-3-6668838  
FAX: 886-3-6668836  
4
 复制成功!