欢迎访问ic37.com |
会员登录 免费注册
发布采购

L9D340G64BG2E19 参数 Datasheet PDF下载

L9D340G64BG2E19图片预览
型号: L9D340G64BG2E19
PDF下载: 下载PDF文件 查看货源
内容描述: 4.0 GB, DDR3 , 64男×64集成模块( IMOD ) [4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)]
分类和应用: 双倍数据速率
文件页数/大小: 155 页 / 3403 K
品牌: LOGIC [ LOGIC DEVICES INCORPORATED ]
 浏览型号L9D340G64BG2E19的Datasheet PDF文件第5页浏览型号L9D340G64BG2E19的Datasheet PDF文件第6页浏览型号L9D340G64BG2E19的Datasheet PDF文件第7页浏览型号L9D340G64BG2E19的Datasheet PDF文件第8页浏览型号L9D340G64BG2E19的Datasheet PDF文件第10页浏览型号L9D340G64BG2E19的Datasheet PDF文件第11页浏览型号L9D340G64BG2E19的Datasheet PDF文件第12页浏览型号L9D340G64BG2E19的Datasheet PDF文件第13页  
PRELIMINARY INFORMATION L9D340G64BG2  
4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)  
TABLE 3 - BALL/SIGNAL LOCATION AND DESCRIPTION CONTINUED  
Ball Assignments  
Symbol Type  
Description  
On-Die Termination: ODT enables (when registered HIGH) and disables termination resistance  
Input  
ODT  
R7  
internal to the DDR3 SDRAM. When enabled in normal operation, ODT is only applied to each of  
the following signals: DQ[63:0], LDQXx\, UDQSx\, UDMx, and LDMx. The ODT input is ignored if  
disabled via the LOAD MODE register command. ODT is referenced to VrefCA.  
RESET: An input control pin, active LOW referenced to Vss. The RESET\ input receiver is a  
CMOS input dened as a rail to rail signal with DC HIGH 0.8 x Vcc and DC LOW 0.2 x VccQ.  
RESET\ assertion and de-assertion are asynchronous.  
Input  
RESET\  
F5  
Data Strobe, LOW Byte (per WORD): Output, edge-aligned with READ data. Input, center-  
aligned with WRITE data.  
Input  
Input  
I/O  
LDQSx,  
LDQSx\  
T5, R3, T4, R2, F9, G11,  
F10, G12  
Data Strobe, HIGH Byte (per WORD): Output, edge-aligned with READ data. Input, center-  
aligned with WRITE data.  
UDQSx,  
N4, N6, N3, N2, J10, J8,  
J11, J12  
UDQSx\  
Data Input/Output: LOW Byte, LOW WORD (WORD 1). Pin referenced to VrefDQ.  
DQ0, DQ1,  
DQ2, DQ3,  
DQ4, DQ5,  
DQ6, DQ7  
T2, T10, V5, U12, T11,  
U4, P12, T6  
Data Input/Output: HIGH Byte, LOW WORD (WORD 1). Pin referenced to VrefDQ.  
Data Input/Output: LOW Byte, WORD 2. Pin referenced to VrefDQ.  
Data Input/Output: HIGH Byte, WORD 2. Pin referenced to VrefDQ.  
Data Input/Output: LOW Byte, WORD 3. Pin referenced to VrefDQ.  
Data Input/Output: HIGH Byte, WORD 3. Pin referenced to VrefDQ.  
I/O  
I/O  
I/O  
I/O  
I/O  
DQ8, DQ9,  
DQ10, DQ11,  
DQ12, DQ13,  
DQ14, DQ15  
DQ16, DQ17,  
DQ18, DQ19,  
DQ20, DQ21,  
DQ22, DQ23  
DQ24, DQ25,  
DQ26, DQ27,  
DQ28, DQ29,  
DQ30, DQ31  
DQ32, DQ33,  
DQ34, DQ35,  
DQ36, DQ37,  
DQ38, DQ39  
DQ40, DQ41,  
DQ42, DQ43,  
DQ44, DQ45,  
DQ46, DQ47  
P4, N10, R4, R9, N11,  
P2, N9, N5  
T3, R10, U6, U11, T12,  
U5, P11, R6  
P5, P9, R5, R8, P10, P3,  
N8, P6  
F12, F4, D9, E2, F3,  
E10, H2, F8  
H10, J4, G10, G5, J3,  
H12, J5, J9  
LOGIC Devices Incorporated  
www.logicdevices.com  
High Performance, Integrated Memory Module Product  
9
May 19, 2009 LDS-L9D340G6BG2-A