欢迎访问ic37.com |
会员登录 免费注册
发布采购

GAL6002B-15LJ 参数 Datasheet PDF下载

GAL6002B-15LJ图片预览
型号: GAL6002B-15LJ
PDF下载: 下载PDF文件 查看货源
内容描述: [GAL6002B-15LJ]
分类和应用: 时钟输入元件可编程逻辑
文件页数/大小: 16 页 / 366 K
品牌: Linear [ Linear ]
 浏览型号GAL6002B-15LJ的Datasheet PDF文件第8页浏览型号GAL6002B-15LJ的Datasheet PDF文件第9页浏览型号GAL6002B-15LJ的Datasheet PDF文件第10页浏览型号GAL6002B-15LJ的Datasheet PDF文件第11页浏览型号GAL6002B-15LJ的Datasheet PDF文件第12页浏览型号GAL6002B-15LJ的Datasheet PDF文件第13页浏览型号GAL6002B-15LJ的Datasheet PDF文件第15页浏览型号GAL6002B-15LJ的Datasheet PDF文件第16页  
Specifications GAL6002  
Power-Up Reset  
Vcc (min.)  
Vcc  
t
su  
t
wl  
CLK  
t
pr  
Internal Register  
Reset to Logic "0"  
INTERNAL REGISTER  
Q - OUTPUT  
FEEDBACK/EXTERNAL  
OUTPUT REGISTER  
Device Pin  
Reset to Logic "1"  
of system power-up, some conditions must be met to provide a  
valid power-up reset of the GAL6002. First, the VCC rise must be  
monotonic. Second, the clock input must be at static TTL level  
as shown in the diagram during power up. The registers will reset  
within a maximum of tpr time. As in normal system operation,  
avoid clocking the device until all input and feedback path setup  
times have been met. The clock must also meet the minimum  
pulse width requirements.  
Circuitry within the GAL6002 provides a reset signal to all registers  
during power-up. All internal registers will have their Q outputs  
set low after a specified time (tpr, 1µs MAX). As a result, the state  
on the registered output pins (if they are enabled) will always be  
high on power-up, regardless of the programmed polarity of the  
output pins. This feature can greatly simplify state machine design  
by providing a known state on power-up. The timing diagram for  
power-up is shown below. Because of the asynchronous nature  
Differential Product Term Switching (DPTS) Applications  
The number of Differential Product Term Switching (DPTS ) for  
a given design is calculated by subtracting the total number of  
product terms that are switching from a Logical HI to a Logical LO  
from those switching from a Logical LO to a Logical HI within a  
5ns period. After subtracting take the absolute value.  
The majority of designs fall below 15 DPTS, with the upper limit  
being approximately 25 DPTS. Lattice Semiconductor guarantees  
and tests the commercial grade GAL6002 for functionality at  
DPTS 30.  
A software utility is available from Lattice Semiconductor  
Applications Engineering that will perform this calculation on any  
GAL6002 JEDEC file. This program, DPTS, and additional  
information may be obtained from your local Lattice  
Semiconductor representative or by contacting Lattice  
SemiconductorApplications Engineering Dept. (Tel: 503-681-0118  
or 1-888-ISP-PLDS; FAX: 681-3037).  
DPTS = (P-Terms)LH - (P-Terms)HL  
DPTS restricts the number of product terms that can be switched  
simultaneously - there is no limit on the number of product terms  
that can be used.  
14