欢迎访问ic37.com |
会员登录 免费注册
发布采购

LC4256ZC-75TN100C 参数 Datasheet PDF下载

LC4256ZC-75TN100C图片预览
型号: LC4256ZC-75TN100C
PDF下载: 下载PDF文件 查看货源
内容描述: 3.3V / 2.5V / 1.8V在系统可编程超快高密度可编程逻辑器件 [3.3V/2.5V/1.8V In-System Programmable SuperFAST High Density PLDs]
分类和应用: 可编程逻辑器件输入元件时钟
文件页数/大小: 99 页 / 451 K
品牌: LATTICE [ LATTICE SEMICONDUCTOR ]
 浏览型号LC4256ZC-75TN100C的Datasheet PDF文件第1页浏览型号LC4256ZC-75TN100C的Datasheet PDF文件第2页浏览型号LC4256ZC-75TN100C的Datasheet PDF文件第4页浏览型号LC4256ZC-75TN100C的Datasheet PDF文件第5页浏览型号LC4256ZC-75TN100C的Datasheet PDF文件第6页浏览型号LC4256ZC-75TN100C的Datasheet PDF文件第7页浏览型号LC4256ZC-75TN100C的Datasheet PDF文件第8页浏览型号LC4256ZC-75TN100C的Datasheet PDF文件第9页  
Lattice Semiconductor  
ispMACH 4000V/B/C/Z Family Data Sheet  
Figure 1. Functional Block Diagram  
I/O  
Block  
I/O  
Block  
16  
36  
16  
36  
Generic  
Logic  
Block  
Generic  
Logic  
Block  
ORP  
ORP  
16  
16  
I/O  
Block  
I/O  
Block  
16  
36  
16  
36  
Generic  
Logic  
Block  
Generic  
Logic  
Block  
ORP 16  
16  
ORP  
The I/Os in the ispMACH 4000 are split into two banks. Each bank has a separate I/O power supply. Inputs can  
support a variety of standards independent of the chip or bank power supply. Outputs support the standards com-  
patible with the power supply provided to the bank. Support for a variety of standards helps designers implement  
designs in mixed voltage environments. In addition, 5V tolerant inputs are specified within an I/O bank that is con-  
nected to V  
of 3.0V to 3.6V for LVCMOS 3.3, LVTTL and PCI interfaces.  
CCO  
ispMACH 4000 Architecture  
There are a total of two GLBs in the ispMACH 4032, increasing to 32 GLBs in the ispMACH 4512. Each GLB has  
36 inputs. All GLB inputs come from the GRP and all outputs from the GLB are brought back into the GRP to be  
connected to the inputs of any other GLB on the device. Even if feedback signals return to the same GLB, they still  
must go through the GRP. This mechanism ensures that GLBs communicate with each other with consistent and  
predictable delays. The outputs from the GLB are also sent to the ORP. The ORP then sends them to the associ-  
ated I/O cells in the I/O block.  
Generic Logic Block  
The ispMACH 4000 GLB consists of a programmable AND array, logic allocator, 16 macrocells and a GLB clock  
generator. Macrocells are decoupled from the product terms through the logic allocator and the I/O pins are decou-  
pled from macrocells through the ORP. Figure 2 illustrates the GLB.  
3