欢迎访问ic37.com |
会员登录 免费注册
发布采购

2192VE 参数 Datasheet PDF下载

2192VE图片预览
型号: 2192VE
PDF下载: 下载PDF文件 查看货源
内容描述: 3.3V在系统可编程SuperFAST⑩高密度PLD [3.3V In-System Programmable SuperFAST⑩ High Density PLD]
分类和应用:
文件页数/大小: 15 页 / 146 K
品牌: LATTICE [ LATTICE SEMICONDUCTOR ]
 浏览型号2192VE的Datasheet PDF文件第7页浏览型号2192VE的Datasheet PDF文件第8页浏览型号2192VE的Datasheet PDF文件第9页浏览型号2192VE的Datasheet PDF文件第10页浏览型号2192VE的Datasheet PDF文件第12页浏览型号2192VE的Datasheet PDF文件第13页浏览型号2192VE的Datasheet PDF文件第14页浏览型号2192VE的Datasheet PDF文件第15页  
Specifications ispLSI 2192VE  
Signal Descriptions  
Signal Name  
Description  
RESET  
Active Low (0) Reset pin resets all the registers in the device.  
Global Output Enable input pins.  
GOE 0, GOE1  
Y0, Y1, Y2  
Dedicated Clock Input These clock inputs are connected to one of the clock inputs of all the GLBs in  
the device.  
BSCAN  
Input Dedicated in-system programming Boundary Scan enable input pin. This pin is brought low to  
enable the programming mode. The TMS, TDI, TDO and TCK controls become active.  
TDI/IN 0  
TCK/IN 7  
TMS/IN 1  
TDO/IN 6  
Input This pin performs two functions. When BSCAN is logic low, it functions as a serial data input pin  
to load programming data into the device. When BSCAN is high, it functions as a dedicated input pin.  
Input This pin performs two functions. When BSCAN is logic low, it functions as a clock pin for the  
Boundary Scan state machine. When BSCAN is high, it functions as a dedicated input pin.  
Input This pin performs two functions. When BSCAN is logic low, it functions as a mode control pin for  
the Boundary Scan state machine. When BSCAN is high, it functions as a dedicated input pin.  
Output/Input This pin performs two functions. When BSCAN is logic low, it functions as an output pin  
to read serial shift register data. When BSCAN is high, it functions as a dedicated input pin.  
IN 2-5, IN 8-11  
Dedicated Input Pins to the device.  
GND  
VCC  
NC1  
I/O  
Ground (GND)  
Vcc  
No Connect  
Input/Output Pins These are the general purpose I/O pins used by the logic array.  
1. NC pins are not to be connected to any active signals, VCC or GND.  
Signal Locations  
Signal Name  
RESET  
128-Pin TQFP  
144-Ball fpBGA  
15  
G4  
GOE 0, GOE 1  
Y0, Y1, Y2  
BSCAN  
80, 17  
F12, G2  
14, 83, 78  
F3, F10, G11  
19  
20  
F1  
TDI/IN 0  
G3  
J6  
TMS/IN 1  
48  
TDO/IN 6  
112  
77  
C7  
G12  
TCK/IN 7  
IN 2-5, IN 8-11  
, 49, 82, , 84, 113, 13, M7, J7, F9, G10, E12, B6,  
F2, E1  
GND  
18, 34, 50, 63, 79, 98, 111,  
127  
A1, A12, D4, D9, E5, E8, F6,  
F7, G6, G7, H5, H8, J4, J9,  
M1, M12  
VCC  
NC1  
2, 16, 31, 47, 66, 81, 95, 114 B1, B12, E6, E7, F5, F8, G5,  
G8, H6, H7, L1, L12  
K2  
1. NC pins are not to be connected to any active signals, VCC or GND.  
11