欢迎访问ic37.com |
会员登录 免费注册
发布采购

N4960A 参数 Datasheet PDF下载

N4960A图片预览
型号: N4960A
PDF下载: 下载PDF文件 查看货源
内容描述: [Serial BERT 17 and 32 Gb/s]
分类和应用:
文件页数/大小: 26 页 / 4744 K
品牌: KEYSIGHT [ Keysight Technologies ]
 浏览型号N4960A的Datasheet PDF文件第1页浏览型号N4960A的Datasheet PDF文件第3页浏览型号N4960A的Datasheet PDF文件第4页浏览型号N4960A的Datasheet PDF文件第5页浏览型号N4960A的Datasheet PDF文件第6页浏览型号N4960A的Datasheet PDF文件第7页浏览型号N4960A的Datasheet PDF文件第8页浏览型号N4960A的Datasheet PDF文件第9页  
02 | Keysight | N4960A Serial BERT 17 and 32 Gb/s - Data Sheet  
Product highlights  
Full data rate pattern generation and error detection  
Integrated clock source with calibrated stress capability  
Built-in selection of PRBS and common telecom/datacom test patterns  
Fully programmable user-defined patterns  
Remote heads place the signal very close to DUT  
Solving the need for speed… Without breaking your  
budget  
Verifying 100G ethernet or 16GFC transceivers requires a BERT operating beyond 13G.  
This often results in multiple designers needing to share the one serial BERT in the lab—  
delaying their characterization, along with the development schedule.  
The N4960A BERT has fast transition times and real time BER count updates. In addition,  
low intrinsic jitter provides continuously settable clock frequencies allowing data rates  
from 5 to 32 Gb/s rates and from 4 to 17 Gb/s. As a result, high quality signals produce  
excellent fidelity in the eye for improved measurement accuracy.  
The solution is compact—allowing it to be easily transported throughout the lab and  
manufacturing.  
Compact architecture  
The N4960A serial BERT system consists of the N4960A clock source/controller plus re-  
mote pattern generator (N4951A/B) and error detector (N4952A) heads. The controller can  
operate as a stand alone clock source, with jitter injection, in addition to providing the pre-  
cision timing and control required for remote pattern generator and error detector heads.  
Place signal close to DUT  
The concept of remote heads, first introduced with the N4965A multi-channel BERT  
controller, puts the pattern generation and error detection near the device under test,  
eliminating long cables which degrade the signal. This is especially important beyond  
17 Gb/s.  
Figure 1. Place signal close to DUT.