欢迎访问ic37.com |
会员登录 免费注册
发布采购

M3302A-DM1 参数 Datasheet PDF下载

M3302A-DM1图片预览
型号: M3302A-DM1
PDF下载: 下载PDF文件 查看货源
内容描述: [PXIe Arbitrary Waveform Generator and Digitizer Combo with Optional Real-Time Sequencing and FPGA Programming]
分类和应用:
文件页数/大小: 19 页 / 1548 K
品牌: KEYSIGHT [ Keysight Technologies ]
 浏览型号M3302A-DM1的Datasheet PDF文件第3页浏览型号M3302A-DM1的Datasheet PDF文件第4页浏览型号M3302A-DM1的Datasheet PDF文件第5页浏览型号M3302A-DM1的Datasheet PDF文件第6页浏览型号M3302A-DM1的Datasheet PDF文件第8页浏览型号M3302A-DM1的Datasheet PDF文件第9页浏览型号M3302A-DM1的Datasheet PDF文件第10页浏览型号M3302A-DM1的Datasheet PDF文件第11页  
07 | Keysight | M3302A PXIe Arbitrary Waveform Generator and Digitizer Combo with Optional Real-Time Sequencing and FPGA Programming - Data Sheet  
I/O specifications  
M3302A-C22  
Parameter  
Min  
Typ  
Max Units  
Comments  
Output channels  
Sampling rate1  
Output frequency  
Output voltage  
Source impedance  
Reference clock output  
Frequency  
100  
0
500 MSa/s  
200 MHz  
1.5 Volts  
Limited by a reconstruction filter  
–1.5  
On a 50 Ω load  
50  
10 to 12.52  
MHz  
mVpp  
dBm  
Generated from the internal clock, user selectable  
Voltage  
800  
2
On a 50 Ω load  
On a 50 Ω load  
AC coupled  
Power  
Source impedance  
External I/O trigger/marker  
VIH  
50  
2
0
5
V
VIL  
0.8  
3.3  
0.25  
V
VOH  
2.4  
0
V
On a high Z load  
On a high Z load  
VOL  
V
Input impedance  
Source impedance  
Speed  
10  
K Ω  
TTL  
100  
MHz  
1. (-CLV) option: 100 to 500 MSa/s; (-CLF) option: fixed 500 MSa/s  
2. CLF option is set to 10 MHz while with CLV option varies from 12.5 MHz to 10 MHz  
Table 2. Input/output specifications