欢迎访问ic37.com |
会员登录 免费注册
发布采购

IC42S16800D-7TL 参数 Datasheet PDF下载

IC42S16800D-7TL图片预览
型号: IC42S16800D-7TL
PDF下载: 下载PDF文件 查看货源
内容描述: 16兆×8 , 8Meg X16 128兆位同步DRAM [16Meg x 8, 8Meg x16 128-MBIT SYNCHRONOUS DRAM]
分类和应用: 存储内存集成电路光电二极管动态存储器时钟
文件页数/大小: 62 页 / 530 K
品牌: ISSI [ INTEGRATED SILICON SOLUTION, INC ]
 浏览型号IC42S16800D-7TL的Datasheet PDF文件第13页浏览型号IC42S16800D-7TL的Datasheet PDF文件第14页浏览型号IC42S16800D-7TL的Datasheet PDF文件第15页浏览型号IC42S16800D-7TL的Datasheet PDF文件第16页浏览型号IC42S16800D-7TL的Datasheet PDF文件第18页浏览型号IC42S16800D-7TL的Datasheet PDF文件第19页浏览型号IC42S16800D-7TL的Datasheet PDF文件第20页浏览型号IC42S16800D-7TL的Datasheet PDF文件第21页  
IS42S81600D, IS42S16800D  
(1,2,3)  
AC ELECTRICAL CHARACTERISTICS  
-6  
-7  
-75E  
Min.  
Symbol Parameter  
Min.  
Max.  
Min.  
Max.  
Max.  
Units  
tCK3  
tCK2  
Clock Cycle Time  
CAS Latency = 3  
CAS Latency = 2  
6
8
7
10  
7.5  
ns  
ns  
tAC3  
tAC2  
Access Time From CLK  
CAS Latency = 3  
CAS Latency = 2  
5.4  
6.5  
5.4  
6.5  
5.4  
6.5  
ns  
ns  
tCHI  
tCL  
CLK HIGH Level Width  
CLK LOW Level Width  
Output Data Hold Time  
2.5  
2.5  
2.5  
2.5  
2.5  
2.5  
ns  
ns  
tOH3  
tOH2  
CAS Latency = 3  
CAS Latency = 2  
2.7  
2.7  
2.7  
2.7  
2.7  
ns  
ns  
tLZ  
Output LOW Impedance Time  
Output HIGH Impedance Time  
Input Data Setup Time(2)  
Input Data Hold Time(2)  
Address Setup Time(2)  
Address Hold Time(2)  
CKE Setup Time(2)  
CKE Hold Time(2)  
Command Setup Time (CS, RAS, CAS, WE, DQM)(2)  
Command Hold Time (CS, RAS, CAS, WE, DQM)(2)  
Command Period (REF to REF / ACT to ACT)  
Command Period (ACT to PRE)  
0
5.4  
0
2.7  
1.5  
0.8  
1.5  
0.8  
1.5  
0.8  
1.5  
0.8  
67.5  
45  
5.4  
0
2.7  
1.5  
0.8  
1.5  
0.8  
1.5  
0.8  
1.5  
0.8  
67.5  
45  
5.4  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
tHZ  
2.7  
1.5  
0.8  
1.5  
0.8  
1.5  
0.8  
1.5  
0.8  
60  
tDS  
tDH  
tAS  
tAH  
tCKS  
tCKH  
tCS  
tCH  
tRC  
tRAS  
tRP  
42  
100K  
100K  
100K  
Command Period (PRE to ACT)  
18  
20  
20  
tRCD  
tRRD  
tDPL  
Active Command To Read / Write Command Delay Time  
Command Period (ACT [0] to ACT[1])  
18  
20  
20  
12  
14  
15  
Input Data To Precharge  
Command Delay time  
12  
14  
15  
tDAL  
Input Data To Active / Refresh  
27  
35  
35  
ns  
Command Delay time (During Auto-Precharge)  
tMRD  
tDDE  
tSRX  
tT  
Mode Register Program Time  
Power Down Exit Setup Time  
Self-Refresh Exit Time  
12  
6
10  
64  
15  
7.5  
7.5  
1
10  
64  
15  
7.5  
7.5  
1
10  
64  
ns  
ns  
ns  
ns  
ms  
6
Transition Time  
1
tREF  
Refresh Cycle Time (4096)  
Notes:  
1. The power-on sequence must be executed before starting memory operation.  
2. Measured with tT = 1 ns. If clock rising time is longer than 1ns, (tR /2 - 0.5) ns should be added to the parameter.  
3. Thereferencelevelis1.4Vwhenmeasuringinputsignaltiming. RiseandfalltimesaremeasuredbetweenVIH(min.)andVIL (max).  
Integrated Silicon Solution, Inc. — www.issi.com  
17  
Rev. E  
07/28/08  
 复制成功!