欢迎访问ic37.com |
会员登录 免费注册
发布采购

IC41LV44004-60JI 参数 Datasheet PDF下载

IC41LV44004-60JI图片预览
型号: IC41LV44004-60JI
PDF下载: 下载PDF文件 查看货源
内容描述: [EDO DRAM, 4MX4, 60ns, CMOS, PDSO24]
分类和应用: 动态存储器光电二极管内存集成电路
文件页数/大小: 20 页 / 196 K
品牌: ISSI [ INTEGRATED SILICON SOLUTION, INC ]
 浏览型号IC41LV44004-60JI的Datasheet PDF文件第1页浏览型号IC41LV44004-60JI的Datasheet PDF文件第3页浏览型号IC41LV44004-60JI的Datasheet PDF文件第4页浏览型号IC41LV44004-60JI的Datasheet PDF文件第5页浏览型号IC41LV44004-60JI的Datasheet PDF文件第6页浏览型号IC41LV44004-60JI的Datasheet PDF文件第7页浏览型号IC41LV44004-60JI的Datasheet PDF文件第8页浏览型号IC41LV44004-60JI的Datasheet PDF文件第9页  
IC41C4400x and IC41LV4400x Series  
4M x 4 (16-MBIT) DYNAMIC RAM  
WITH EDO PAGE MODE  
FEATURES  
DESCRIPTION  
• Extended Data-Out (EDO) Page Mode  
access cycle  
The ICSI 4400 Series is a 4,194,304 x 4-bit high-performance  
CMOS Dynamic Random Access Memory. These devices  
offer an accelerated cycle access called EDO Page Mode.  
EDO Page Mode allows 2,048 or 4096 random accesses within  
a single row with access cycle time as short as 20 ns per 4-bit  
word.  
• TTL compatible inputs and outputs  
• Refresh Interval:  
-- 2,048 cycles/32 ms  
-- 4,096 cycles/64 ms  
• Refresh Mode: RAS-Only,  
CAS-before-RAS (CBR), and Hidden  
• JEDEC standard pinout  
• Single power supply:  
5V ± 10% or 3.3V ± 10%  
• Byte Write and Byte Read operation via  
two CAS  
These features make the 4400 Series ideally suited for high-  
bandwidthgraphics, digitalsignalprocessing, high-performance  
computing systems, and peripheral applications.  
The 4400 Series is packaged in a 24-pin 300mil SOJ and a 24  
pin TSOP-2  
PRODUCT SERIES OVERVIEW  
KEY TIMING PARAMETERS  
Part No.  
Refresh  
Voltage  
5V ± 10%  
5V ± 10%  
3.3V ± 10%  
3.3V ± 10%  
Parameter  
-50  
50  
13  
25  
20  
84  
-60 Unit  
RAS Access Time (tRAC)  
CAS Access Time (tCAC)  
Column Address Access Time (tAA)  
EDO Page Mode Cycle Time (tPC)  
Read/Write Cycle Time (tRC)  
60  
15  
30  
25  
ns  
ns  
ns  
ns  
IS41C44002  
IS41C44004  
IS41LV44002  
IS41LV44004  
2K  
4K  
2K  
4K  
104 ns  
PIN CONFIGURATION  
24 Pin SOJ, TSOP-2  
PIN DESCRIPTIONS  
A0-A11 Address Inputs (4K Refresh)  
VCC  
I/O0  
1
2
3
4
5
6
24  
23  
22  
21  
20  
19  
GND  
I/O3  
I/O2  
CAS  
OE  
A0-A10 Address Inputs (2K Refresh)  
I/O1  
I/O0-3  
WE  
Data Inputs/Outputs  
Write Enable  
WE  
RAS  
OE  
Output Enable  
Row Address Strobe  
Column Address Strobe  
Power  
*A11(NC)  
A9  
RAS  
CAS  
Vcc  
A10  
A0  
7
18  
17  
16  
15  
14  
13  
A8  
8
A7  
A1  
9
A6  
GND  
NC  
Ground  
A2  
10  
11  
12  
A5  
No Connection  
A3  
A4  
VCC  
GND  
* A11 is NC for 2K Refresh devices.  
ICSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors  
which may appear in this publication. © Copyright 2000, Integrated Circuit Solution Inc.  
2
Integrated Circuit Solution Inc.  
DR007-0B 10/17/2002  
 复制成功!