欢迎访问ic37.com |
会员登录 免费注册
发布采购

IC41C44054-60TI 参数 Datasheet PDF下载

IC41C44054-60TI图片预览
型号: IC41C44054-60TI
PDF下载: 下载PDF文件 查看货源
内容描述: [Fast Page DRAM, 4MX4, 60ns, CMOS, PDSO24,]
分类和应用: 动态存储器光电二极管
文件页数/大小: 18 页 / 205 K
品牌: ISSI [ INTEGRATED SILICON SOLUTION, INC ]
 浏览型号IC41C44054-60TI的Datasheet PDF文件第1页浏览型号IC41C44054-60TI的Datasheet PDF文件第3页浏览型号IC41C44054-60TI的Datasheet PDF文件第4页浏览型号IC41C44054-60TI的Datasheet PDF文件第5页浏览型号IC41C44054-60TI的Datasheet PDF文件第6页浏览型号IC41C44054-60TI的Datasheet PDF文件第7页浏览型号IC41C44054-60TI的Datasheet PDF文件第8页浏览型号IC41C44054-60TI的Datasheet PDF文件第9页  
IC41C4405x and IC41LV4405x Series  
4M x 4 (16-MBIT) DYNAMIC RAM  
WITH FAST PAGE MODE  
FEATURES  
DESCRIPTION  
• Fast Page Mode Access Cycle  
• TTL compatible inputs and outputs  
• Refresh Interval:  
The ICSI 4405x Series is a 4,194,304 x 4-bit high-performance  
CMOS Dynamic Random Access Memory. The Fast Page  
Mode allows 2,048 or 4096 random accesses within a single  
row with access cycle time as short as 20 ns per 4-bit word.  
-- 2,048 cycles/32 ms  
-- 4,096 cycles/64 ms  
These features make the 4405x Series ideally suited for high-  
bandwidthgraphics, digitalsignalprocessing, high-performance  
computing systems, and peripheral applications.  
• Refresh Mode: RAS-Only,  
CAS-before-RAS (CBR), and Hidden  
• JEDEC standard pinout  
• Single power supply:  
5V ± 10% or 3.3V ± 10%  
• Byte Write and Byte Read operation via  
two CAS  
The 4405x Series is packaged in a 24-pin 300mil SOJ and a 24  
pin TSOP-2  
PRODUCT SERIES OVERVIEW  
KEY TIMING PARAMETERS  
Part No.  
Refresh  
Voltage  
Parameter  
-50  
05  
13  
-60 Unit  
60 ns  
RAS Access Time (tRAC)  
CAS Access Time (tCAC)  
Column Address Access Time (tAA)  
Fast Page Mode Cycle Time (tPC)  
Read/Write Cycle Time (tRC)  
IS41C44052  
IS41C44054  
IS41LV44052  
IS41LV44054  
2K  
5V±10%  
15 ns  
4K  
5V±10%  
25  
30  
ns  
2K  
4K  
3.3V ± 10%  
3.3V ± 10%  
20  
25 ns  
84  
104 ns  
PIN CONFIGURATION  
24 (26) Pin SOJ, TSOP-2  
PIN DESCRIPTIONS  
A0-A11 Address Inputs (4K Refresh)  
VCC  
I/O0  
1
2
3
4
5
6
24  
GND  
I/O3  
I/O2  
CAS  
OE  
23  
22  
21  
20  
19  
A0-A10 Address Inputs (2K Refresh)  
I/O1  
I/O0-3  
WE  
Data Inputs/Outputs  
Write Enable  
WE  
RAS  
OE  
Output Enable  
Row Address Strobe  
Column Address Strobe  
Power  
*A11(NC)  
A9  
RAS  
CAS  
Vcc  
A10  
A0  
7
18  
17  
16  
15  
14  
13  
A8  
8
A7  
A1  
9
A6  
GND  
NC  
Ground  
A2  
10  
11  
12  
A5  
No Connection  
A3  
A4  
VCC  
GND  
* A11 is NC for 2K Refresh devices.  
ICSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors  
which may appear in this publication. © Copyright 2000, Integrated Circuit Solution Inc.  
2
Integrated Circuit Solution Inc.  
DR013-0B 10/17/2002  
 复制成功!