May 2003
®
AS7C33512PFS16A
AS7C33512PFS18A
3.3V 512K
×
16/18 pipelined burst synchronous SRAM
Features
•
•
•
•
•
•
•
Organization: 524,288 words × 16 or 18 bits
Fast clock speeds to 166 MHz in LVTTL/LVCMOS
Fast clock to data access: 3.5/3.8/4.0/5.0 ns
Fast OE access time: 3.5/3.8/4.0/5.0 ns
Fully synchronous register-to-register operation
Single register “flow-through” option
Single-cycle deselect
• Multiple chip enables for easy expansion
• 3.3V core power supply
• 2.5V or 3.3V I/O operation with separate V
DDQ
• 30 mW typical standby power in power down mode
• NTD™
1
pipeline architecture available
(AS7C33512NTD16A/AS7C33512NTD18A)
1. NTD™ is a trademark of Alliance Semiconductor Corporation. All
trademarks mentioned in this document are the property of their respec-
tive owners.
• Asynchronous output enable control
• Available in 100-pin TQFP
• Byte write enables
Logic block diagram
LBO
CLK
ADV
ADSC
ADSP
A[18:0]
CLK
CE
CLR
Pin arrangement for TQFP
100
99
98
97
96
95
94
93
92
91
90
89
88
87
86
85
84
83
82
81
A
A
CE0
CE1
NC
NC
BWb
BWa
CE2
V
DD
V
SS
CLK
GWE
BWE
OE
ADSC
ADSP
ADV
A
A
Burst logic
Q
19
D
CS
CLK
19
2
17
2
19
Address
register
512K × 16/18
Memory
array
NC
NC
NC
V
DDQ
V
SSQ
NC
NC
DQb
DQb
V
SSQ
V
DDQ
DQb
DQb
FT
V
DD
NC
V
SS
DQb
DQb
V
DDQ
V
SSQ
DQb
DQb
DQpb/NC
NC
V
SSQ
V
DDQ
NC
NC
NC
16/18
GWE
BW
b
BWE
BW
a
CE0
CE1
CE2
D
DQb
Q
16/18
Byte Write
registers
Byte Write
registers
CLK
D
CLK
D
DQa
Q
2
OE
Enable
Q
register
CE
CLK
ZZ
Output
registers
CLK
Input
registers
CLK
Power
down
D
Enable
Q
delay
register
FT
DQ[a,b]
Note: Pins 24 and 74 are NC for x 16.
Selection guide
–166
Minimum cycle time
Maximum pipelined clock frequency
Maximum pipelined clock access time
Maximum operating current
Maximum standby current
Maximum CMOS standby current (DC)
6
166
3.5
475
130
30
–150
6.6
150
3.8
450
110
30
–133
7.5
133
4
425
100
30
–100
10
100
5
325
90
30
Units
ns
MHz
ns
mA
mA
mA
5/9/03, v.1.8.1
Alliance Semiconductor
LBO
A
A
A
A
A1
A0
NC
NC
V
SS
V
DD
NC
A
A
A
A
A
A
A
A
OE
16/18
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
CLK
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
TQFP 14 × 20mm
80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
A
NC
NC
V
DDQ
V
SSQ
NC
DQpa/NC
DQa
DQa
V
SSQ
V
DDQ
DQa
DQa
VSS
NC
V
DD
ZZ
DQa
DQa
V
DDQ
V
SSQ
DQa
DQa
NC
NC
V
SSQ
V
DDQ
NC
NC
NC
1 of 13
Copyright © Alliance Semiconductor. All rights reserved.
ISSI [ INTEGRATED SILICON SOLUTION, INC ]
