欢迎访问ic37.com |
会员登录 免费注册
发布采购

AS7C331MFT18A-85TQI 参数 Datasheet PDF下载

AS7C331MFT18A-85TQI图片预览
型号: AS7C331MFT18A-85TQI
PDF下载: 下载PDF文件 查看货源
内容描述: [Standard SRAM, 1MX18, 8.5ns, CMOS, PQFP100, 14 X 20 MM, TQFP-100]
分类和应用: 静态存储器内存集成电路
文件页数/大小: 19 页 / 512 K
品牌: ISSI [ INTEGRATED SILICON SOLUTION, INC ]
 浏览型号AS7C331MFT18A-85TQI的Datasheet PDF文件第3页浏览型号AS7C331MFT18A-85TQI的Datasheet PDF文件第4页浏览型号AS7C331MFT18A-85TQI的Datasheet PDF文件第5页浏览型号AS7C331MFT18A-85TQI的Datasheet PDF文件第6页浏览型号AS7C331MFT18A-85TQI的Datasheet PDF文件第8页浏览型号AS7C331MFT18A-85TQI的Datasheet PDF文件第9页浏览型号AS7C331MFT18A-85TQI的Datasheet PDF文件第10页浏览型号AS7C331MFT18A-85TQI的Datasheet PDF文件第11页  
AS7C331MFT18A
®
Synchronous truth table
[4]
CE0
1
CE1
CE2
ADSP
ADSC
ADV
WRITE
[2]
OE
Address accessed
CLK
Operation
DQ
H
L
L
L
L
L
L
L
L
X
X
X
X
H
H
H
H
L
X
H
X
H
X
L
L
X
X
H
H
H
H
X
X
X
X
X
X
X
X
H
X
X
X
X
X
X
X
H
H
L
L
L
L
X
X
X
X
X
X
X
X
L
X
X
X
X
X
L
H
L
H
L
L
H
H
H
H
H
H
X
X
X
X
H
H
X
H
X
L
X
L
X
L
X
X
L
L
H
H
H
H
H
H
H
H
L
H
H
H
H
X
X
X
X
X
X
X
X
X
L
L
H
H
L
L
H
H
X
L
L
H
H
X
X
X
X
X
X
X
H
H
H
H
H
H
H
H
H
H
L
L
L
L
L
X
X
X
X
X
L
H
L
H
L
H
L
H
L
H
L
H
X
X
X
X
X
NA
NA
NA
NA
NA
External
External
External
External
Next
Next
Current
Current
Next
Next
Current
Current
External
Next
Next
Current
Current
L to H
L to H
L to H
L to H
L to H
L to H
L to H
L to H
L to H
L to H
L to H
L to H
L to H
L to H
L to H
L to H
L to H
L to H
L to H
L to H
L to H
L to H
Deselect
Deselect
Deselect
Deselect
Deselect
Begin read
Begin read
Begin read
Begin read
Continue read
Continue read
Suspend read
Suspend read
Continue read
Continue read
Suspend read
Suspend read
Begin write
Continue write
Continue write
Suspend write
Suspend write
Hi−Z
Hi−Z
Hi−Z
Hi−Z
Hi−Z
Q
Hi−Z
Q
Hi−Z
Q
Hi−Z
Q
Hi−Z
Q
Hi−Z
Q
Hi−Z
D
3
D
D
D
D
1 X = don’t care, L = low, H = high
2 For WRITE, L means any one or more byte write enable signals (BWa, BWb, BWc or BWd) and BWE are LOW or GWE is LOW. WRITE = HIGH for all
BWx, BWE, GWE HIGH. See "Write enable truth table (per byte)," on page 6 for more information.
3
For write operation following a READ,
OE
must be HIGH before the input data set up time and held HIGH throughout the input hold time
4 ZZ pin is always Low.
1/21/05, v 1.4
Alliance Semiconductor
7 of 19