AS7C251MNTD32A
AS7C251MNTD36A
®
AC test conditions
• Output load: For tLZC, tLZOE, tHZOE, and tHZC, see Figure C. For all others, see Figure B.
• Input pulse level: GND to 2.5V. See Figure A.
Thevenin equivalent:
• Input rise and fall time (measured at 0.25V and 2.25V): 2 ns. See Figure A.
• Input and output timing reference levels: 1.25V.
+2.5V
319Ω/1667Ω
50
Ω
DOUT
353 /1538
7
Ω
+
2.5V
VL=VDDQ/2
DOUT
5 pF*
GND
90%
10%
GND
Figure A: Input waveform
90%
Ω
Ω
30 pF*
10%
*including scope
and jig capacitance
Figure B: Output load (A)
Figure C: Output load(B)
Notes
1) For test conditions, see “AC test conditions”, Figures A, B, and C
2) This parameter measured with output load condition in Figure C.
3) This parameter is sampled, but not 100% tested.
4) tHZOE is less than tLZOE, and tHZC is less than tLZC at any given temperature and voltage.
5) tCH is measured high above VIH, and tCL is measured low below VIL
6) This is a synchronous device. All addresses must meet the specified setup and hold times for all rising edges of CLK. All other synchronous inputs must
meet the setup and hold times with stable logic levels for all rising edges of CLK when chip is enabled.
7) Write refers to R/
W
and BW[a,b,c,d]
.
8) Chip select refers to CE0
,
CE1, and CE2.
1/17/05, V 1.2
Alliance Semiconductor
P. 15 of 18
ISSI [ INTEGRATED SILICON SOLUTION, INC ]
