欢迎访问ic37.com |
会员登录 免费注册
发布采购

X5083V8I-2.7 参数 Datasheet PDF下载

X5083V8I-2.7图片预览
型号: X5083V8I-2.7
PDF下载: 下载PDF文件 查看货源
内容描述: CPU监控与8Kbit SPI EEPROM [CPU Supervisor with 8Kbit SPI EEPROM]
分类和应用: 光电二极管监控可编程只读存储器电动程控只读存储器电可擦编程只读存储器
文件页数/大小: 21 页 / 320 K
品牌: INTERSIL [ INTERSIL CORPORATION ]
 浏览型号X5083V8I-2.7的Datasheet PDF文件第6页浏览型号X5083V8I-2.7的Datasheet PDF文件第7页浏览型号X5083V8I-2.7的Datasheet PDF文件第8页浏览型号X5083V8I-2.7的Datasheet PDF文件第9页浏览型号X5083V8I-2.7的Datasheet PDF文件第11页浏览型号X5083V8I-2.7的Datasheet PDF文件第12页浏览型号X5083V8I-2.7的Datasheet PDF文件第13页浏览型号X5083V8I-2.7的Datasheet PDF文件第14页  
X5083
Data Protection
The following circuitry has been included to prevent
inadvertent writes:
• A WREN instruction must be issued to set the write enable
latch.
• CS must come HIGH at the proper clock count in order to
start a nonvolatile write cycle.
• When V
CC
is below V
TRIP
, communications to the device
are inhibited.
CS
0
SCK
1
2
3
4
5
6
7
8
9
20 21 22 23 24 25 26 27 28 29 30
Read Instruction
(1 Byte)
SI
Byte Address (2 Byte)
15 14
3
2
1
0
Data Out
SO
High Impedance
7
6
5
4
3
2
1
0
FIGURE 5. READ OPERATION SEQUENCE
CS
0
SCK
1
2
3
4
5
6
7
...
...
W
D
1
W
D
0
B
L
2
B
L
1
B
L
0
Read Status
Instruction
SI
SO
...
SO = Status Reg When no Nonvolatile
Write Cycle
FIGURE 6. READ STATUS OPERATION SEQUENCE
10
FN8127.3
June 15, 2006