X5083
Data Protection
The following circuitry has been included to prevent
inadvertent writes:
• A WREN instruction must be issued to set the write enable
latch.
• CS must come HIGH at the proper clock count in order to
start a nonvolatile write cycle.
• When V
CC
is below V
TRIP
, communications to the device
are inhibited.
CS
0
SCK
1
2
3
4
5
6
7
8
9
20 21 22 23 24 25 26 27 28 29 30
Read Instruction
(1 Byte)
SI
Byte Address (2 Byte)
15 14
3
2
1
0
Data Out
SO
High Impedance
7
6
5
4
3
2
1
0
FIGURE 5. READ OPERATION SEQUENCE
CS
0
SCK
1
2
3
4
5
6
7
...
...
W
D
1
W
D
0
B
L
2
B
L
1
B
L
0
Read Status
Instruction
SI
SO
...
SO = Status Reg When no Nonvolatile
Write Cycle
FIGURE 6. READ STATUS OPERATION SEQUENCE
10
FN8127.3
June 15, 2006