欢迎访问ic37.com |
会员登录 免费注册
发布采购

ICL7109 参数 Datasheet PDF下载

ICL7109图片预览
型号: ICL7109
PDF下载: 下载PDF文件 查看货源
内容描述: 12位微处理器兼容A / D转换器 [12-Bit, Microprocessor- Compatible A/D Converter]
分类和应用: 转换器微处理器
文件页数/大小: 25 页 / 947 K
品牌: INTERSIL [ INTERSIL CORPORATION ]
 浏览型号ICL7109的Datasheet PDF文件第1页浏览型号ICL7109的Datasheet PDF文件第2页浏览型号ICL7109的Datasheet PDF文件第3页浏览型号ICL7109的Datasheet PDF文件第5页浏览型号ICL7109的Datasheet PDF文件第6页浏览型号ICL7109的Datasheet PDF文件第7页浏览型号ICL7109的Datasheet PDF文件第8页浏览型号ICL7109的Datasheet PDF文件第9页  
ICL7109
Pin Descriptions
PIN
1
2
SYMBOL
GND
STATUS
DESCRIPTION
Digital Ground, 0V. Ground return for all digital logic.
Output High during integrate and deintegrate until data is latched. Output Low when analog section
is in Auto-Zero configuration.
Polarity - HI for positive input.
Overrange - HI if overranged.
Bit 12
Bit 11
Bit 10
Bit 9
Bit 8
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
(Most Significant Bit)
High = True
High = True
High = True
High = True
High = True
High = True
High = True
High = True
High = True
High = True
(Least Significant Bit)
Three-State Output Data Bits
Three-State Output Data Bits
Three-State Output Data Bits
Three-State Output Data Bits
Three-State Output Data Bits
Three-State Output Data Bits
Three-State Output Data Bits
Three-State Output Data Bits
Three-State Output Data Bits
Three-State Output Data Bits
Three-State Output Data Bits
Three-State Output Data Bits
Three-State Output Data Bits
Three-State Output Data Bits
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
POL
OR
B12
B11
B10
B9
B8
B7
B6
B5
B4
B3
B2
B1
TEST
Input High - Normal Operation. Input Low - Forces all bit outputs high. Note: This input is used for
test purposes only. Tie high if not used.
Low Byte Enable - With Mode (Pin 21) low, and CE/LOAD (Pin 20) low, taking this pin low activates
low order byte outputs B1 through B8.
With Mode (Pin 21) high, this pin serves as a low byte flag output used in handshake mode.
See Figures 7, 8, 9.
High Byte Enable - With Mode (Pin 21) low, and CE/LOAD (Pin 20) low, taking this pin low activates
high order byte outputs B9 through B12, POL, OR.
With Mode (Pin 21) high, this pin serves as a high byte flag output used in handshake mode.
See Figures 7, 8, 9.
Chip Enable Load - With Mode (Pin 21) low. CE/LOAD serves as a master output enable. When
high, B1 through B12, POL, OR outputs are disabled.
With Mode (Pin 21) high, this pin serves as a load strobe used in handshake mode.
See Figures 7, 8, 9.
Input Low - Direct output mode where CE/LOAD (Pin 20), HBEN (Pin 19) and LBEN (Pin 18) act as
inputs directly controlling byte outputs.
Input Pulsed High - Causes immediate entry into handshake mode and output of data as in Figure 9.
Input High - Enables CE/LOAD (Pin 20), HBEN (Pin 19), and LBEN (Pin 18) as outputs, handshake
mode will be entered and data output as in Figures 7 and 8 at conversion completion.
Oscillator Input
Oscillator Output
18
LBEN
19
HBEN
20
CE/LOAD
21
MODE
22
23
OSC IN
OSC OUT
4