欢迎访问ic37.com |
会员登录 免费注册
发布采购

CP82C55A-5 参数 Datasheet PDF下载

CP82C55A-5图片预览
型号: CP82C55A-5
PDF下载: 下载PDF文件 查看货源
内容描述: CMOS可编程外设接口 [CMOS Programmable Peripheral Interface]
分类和应用:
文件页数/大小: 26 页 / 236 K
品牌: INTERSIL [ Intersil ]
 浏览型号CP82C55A-5的Datasheet PDF文件第18页浏览型号CP82C55A-5的Datasheet PDF文件第19页浏览型号CP82C55A-5的Datasheet PDF文件第20页浏览型号CP82C55A-5的Datasheet PDF文件第21页浏览型号CP82C55A-5的Datasheet PDF文件第22页浏览型号CP82C55A-5的Datasheet PDF文件第23页浏览型号CP82C55A-5的Datasheet PDF文件第24页浏览型号CP82C55A-5的Datasheet PDF文件第26页  
82C55A  
Ceramic Dual-In-Line Frit Seal Packages (CERDIP)  
c1 LEAD FINISH  
F40.6 MIL-STD-1835 GDIP1-T40 (D-5, CONFIGURATION A)  
40 LEAD CERAMIC DUAL-IN-LINE FRIT SEAL PACKAGE  
-D-  
E
-A-  
INCHES MILLIMETERS  
MIN  
BASE  
(c)  
METAL  
SYMBOL  
MAX  
0.225  
0.026  
0.023  
0.065  
0.045  
0.018  
0.015  
2.096  
0.620  
MIN  
-
MAX  
5.72  
NOTES  
b1  
A
b
-
-
M
M
(b)  
0.014  
0.014  
0.045  
0.023  
0.008  
0.008  
-
0.36  
0.36  
1.14  
0.58  
0.20  
0.20  
-
0.66  
2
-B-  
b1  
b2  
b3  
c
0.58  
3
SECTION A-A  
bbb  
C A - B  
D
D
S
S
S
1.65  
-
1.14  
4
BASE  
PLANE  
Q
0.46  
2
A
-C-  
SEATING  
PLANE  
c1  
D
0.38  
3
L
α
53.24  
15.75  
5
S1  
b2  
eA  
A A  
e
E
0.510  
12.95  
5
b
C A - B  
eA/2  
aaa M C A - B S D S  
c
e
0.100 BSC  
2.54 BSC  
-
eA  
eA/2  
L
0.600 BSC  
0.300 BSC  
15.24 BSC  
7.62 BSC  
-
ccc  
D
S
M
S
-
NOTES:  
0.125  
0.200  
0.070  
-
3.18  
5.08  
1.78  
-
-
1. Index area: A notch or a pin one identification mark shall be locat-  
ed adjacent to pin one and shall be located within the shaded  
area shown. The manufacturer’s identification shall not be used  
as a pin one identification mark.  
Q
0.015  
0.005  
0.38  
0.13  
6
S1  
7
o
o
o
o
90  
105  
90  
105  
-
α
2. The maximum limits of lead dimensions b and c or M shall be  
measured at the centroid of the finished lead surfaces, when  
solder dip or tin plate lead finish is applied.  
aaa  
bbb  
ccc  
M
-
-
-
-
0.015  
0.030  
0.010  
0.0015  
-
-
-
-
0.38  
0.76  
0.25  
0.038  
-
-
3. Dimensions b1 and c1 apply to lead base metal only. Dimension  
M applies to lead plating and finish thickness.  
-
2, 3  
8
4. Corner leads (1, N, N/2, and N/2+1) may be configured with a  
partial lead paddle. For this configuration dimension b3 replaces  
dimension b2.  
N
40  
40  
Rev. 0 4/94  
5. This dimension allows for off-center lid, meniscus, and glass  
overrun.  
6. Dimension Q shall be measured from the seating plane to the  
base plane.  
7. Measure dimension S1 at all four corners.  
8. N is the maximum number of terminal positions.  
9. Dimensioning and tolerancing per ANSI Y14.5M - 1982.  
10. Controlling dimension: INCH.  
All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.  
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice.  
Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reli-  
able. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may  
result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.  
For information regarding Intersil Corporation and its products, see web site http://www.intersil.com  
Sales Office Headquarters  
NORTH AMERICA  
EUROPE  
ASIA  
Intersil Corporation  
Intersil SA  
Mercure Center  
100, Rue de la Fusee  
1130 Brussels, Belgium  
TEL: (32) 2.724.2111  
FAX: (32) 2.724.22.05  
Intersil (Taiwan) Ltd.  
Taiwan Limited  
7F-6, No. 101 Fu Hsing North Road  
Taipei, Taiwan  
Republic of China  
TEL: (886) 2 2716 9310  
FAX: (886) 2 2715 3029  
P. O. Box 883, Mail Stop 53-204  
Melbourne, FL 32902  
TEL: (407) 724-7000  
FAX: (407) 724-7240  
25  
 复制成功!