HS-82C12RH
TM
Data Sheet
August 2000
File Number
3041.3
Radiation Hardened 8-Bit Input/Output
Port
The Intersil HS-82C12RH is a radiation hardened 8-bit
input/output port designed for use with the HS-80C85RH
radiation hardened microprocessor. It is manufactured using
a self-aligned, junction-isolated EPI-CMOS process and
features three-state output buffers and device selection and
control logic. A service request flip-flop is included for the
generation and control of interrupts to the microprocessor.
The device can be used in implement many of the peripheral
and input/output functions of a microcomputer system. The
HS-82C12RH is pinout- and function- compatible with
industry-standard 8212 devices.
Specifications for Rad Hard QML devices are controlled
by the Defense Supply Center in Columbus (DSCC). The
SMD numbers listed here must be used when ordering.
Detailed Electrical Specifications for these devices are
contained in SMD 5962-95818. A “hot-link” is provided
on our homepage for downloading.
www.intersil.com/spacedefense/space.asp
Features
• Electrically Screened to SMD # 5962-95818
• QML Qualified per MIL-PRF-38535 Requirements
• Radiation Performance
- Hardened EPI-CMOS Process
- Total Dose. . . . . . . . . . . . . . . . . . . . . 100 krad(Si) (Max)
- Transient Upset . . . . . . . . . . . . . . . . . > 1 x 10
8
rad(Si)/s
- Latch-Up Immune
• Low Power Dissipation
• High Noise Immunity
• Single Power Supply . . . . . . . . . . . . . . . . . . . . . . . . . +5V
• Low Input Load Current
• 8-Bit Data Register and Buffer
• Asynchronous Register Clear
• Service Request Flip-Flop for Interrupt Generation
• Three-State Outputs
• Bus-Compatible with HS-80C85RH CPU
Ordering Information
ORDERING NUMBER
5962R9581801QJC
5962R9581801QXC
5962R9581801V9A
5962R9581801VJC
5962R9581801VXC
INTERNAL
MKT. NUMBER
HS1-82C12RH-8
HS9-82C12RH-8
HS0-82C12RH-Q
HS1-82C12RH-Q
HS9-82C12RH-Q
TEMP. RANGE
(
o
C)
-55 to 125
-55 to 125
25
-55 to 125
-55 to 125
• Electrically Equivalent to Sandia SA3026
• Military Temperature Range . . . . . . . . . . . -55
o
C to 125
o
C
Functional Diagram
DS1
DS2
STB
CLR
MD
DATA
LATCH
AND
BUFFER
(8)
CONTROL
AND
DEVICE
SELECT
LOGIC
2
SERVICE
REQUEST
F.F.
INT
3
DI0-7
DO0-7
Pin Description
PIN
DI0-DI7
DO0-DO7
DS1, DS2
MD
STB
INT
CLR
Data In
Data Out
Device Select
Mode
Strobe
Interrupt
Clear
DESCRIPTION
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143
|
Intersil and Design is a trademark of Intersil Corporation.
|
Copyright © Intersil Corporation 2000
INTERSIL [ INTERSIL CORPORATION ]
