ACTS112MS
Functional Diagram
5 (9)
CL
Q
P
3(11)
J
CL
P
N
2(12)
K
4(10)
S
15(14)
R
1(13)
CL
CP
CL
CL
N
CL
CL
P
N
CL
CL
P
N
6 (7)
CL
Q
TRUTH TABLE
INPUTS
S
L
H
L
H
H
H
H
H
NOTE:
1. H = High Steady State, L = Low Steady State, X = Immaterial,
= High-to-Low Transition
R
H
L
L
H
H
H
H
H
H
CP
X
X
X
J
X
X
X
L
H
L
H
X
K
X
X
X
L
L
H
H
X
H
L
Toggle
No Change
Q
H
L
H (Note 2)
OUTPUTS
Q
L
H
H (Note 2)
No Change
L
H
2. Output States Unpredictable if S and R Go High Simultaneously after Both being Low at the
Same Time
All Intersil semiconductor products are manufactured, assembled and tested under
ISO9000
quality systems certification.
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without
notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate
and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which
may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see web site
http://www.intersil.com
Spec Number
2
518825
INTERSIL [ INTERSIL CORPORATION ]
