欢迎访问ic37.com |
会员登录 免费注册
发布采购

5962F9568902V9A 参数 Datasheet PDF下载

5962F9568902V9A图片预览
型号: 5962F9568902V9A
PDF下载: 下载PDF文件 查看货源
内容描述: 抗辐射3.3V四路差动线路接收器 [Radiation Hardened 3.3V Quad Differential Line Receiver]
分类和应用: 接口集成电路
文件页数/大小: 3 页 / 68 K
品牌: INTERSIL [ INTERSIL CORPORATION ]
 浏览型号5962F9568902V9A的Datasheet PDF文件第2页浏览型号5962F9568902V9A的Datasheet PDF文件第3页  
HS-26CLV32RH
TM
Data Sheet
August 2000
File Number
4907
Radiation Hardened 3.3V Quad Differential
Line Receiver
The Intersil HS-26CLV32RH is a radiation hardened 3.3V
quad differential line receiver designed for digital data
transmission over balanced lines, in low voltage, RS-422
protocol applications. Radiation hardened CMOS processing
assures low power consumption, high speed, and reliable
operation in the most severe radiation environments.
The HS-26CLV32RH has an input sensitivity of 200mV (Typ)
over a common mode input voltage range of -4V to
+7V.
The
receivers are also equipped with input fail safe circuitry,
which causes the outputs to go to a logic “1” when the inputs
are open. The device has unique inputs that remain high
impedance when the receiver is disabled or powered-down,
maintaining signal integrity in multi-receiver applications.
Specifications for Rad Hard QML devices are controlled
by the Defense Supply Center in Columbus (DSCC). The
SMD numbers listed here must be used when ordering.
Detailed Electrical Specifications for these devices are
contained in SMD 5962-95689. A “hot-link” is provided
on our homepage for downloading.
www.intersil.com/spacedefense/space.asp
Features
• Electrically Screened to SMD # 5962-95689
• QML Qualified per MIL-PRF-38535 Requirements
• 1.2 Micron Radiation Hardened CMOS
- Total Dose. . . . . . . . . . . . . . . . . . . . . 300 krad(Si)(Max)
- Single Event Upset LET . . . . . . . . . . .100MeV/mg/cm
2
)
- Single Event Latch-up Immune
• Low Stand-by Current. . . . . . . . . . . . . . . . . . . 13mA(Max)
• Operating Supply Range . . . . . . . . . . . . . . . . 3.0V to 3.6V
• Enable Input Levels . . . . V
IH
> (.7)(V
DD
); V
IL
< (.3)(V
DD
)
• CMOS Output Levels . . . . . . . . V
OH
> 2.55V; V
OL
< 0.4V
• Input Fail Safe Circuitry
• High Impedance Inputs when Disabled or Powered-down
• Full -55
o
C to 125
o
C Military Temperature Range
Pinouts
HS1-26CLV32RH 16 LEAD CERAMIC SIDEBRAZE DIP
MIL-STD-1835: CDIP2-T16
TOP VIEW
AIN 1
AIN 2
16 V
DD
15 BIN
14 BIN
13 BOUT
12 ENABLE
11 DOUT
10 DIN
9 DIN
Ordering Information
ORDERING NO.
5962F9568902QEC
5962F9568902QXC
5962F9568902V9A
5962F9568902VEC
5962F9568902VXC
INTERNAL MKT. NO.
HS1-26CLV32RH-8
HS9-26CLV32RH-8
HS0-26CLV32RH-Q
HS1-26CLV32RH-Q
HS9-26CLV32RH-Q
TEMP.
RANGE
(
o
C)
-55 to 125
-55 to 125
25
-55 to 125
-55 to 125
AOUT
3
ENABLE 4
COUT 5
CIN 6
CIN 7
GND 8
HS1-26CLV32RH/PROTO HS1-26CLV32RH/PROTO -55 to 125
HS9-26CLV32RH/PROTO HS9-26CLV32RH/PROTO -55 to 125
HS9-26CLV32RH 16 LEAD FLATPACK
MIL-STD-1835: CDFP4-F16
TOP VIEW
AIN
AIN
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
V
DD
BIN
BIN
BOUT
ENABLE
DOUT
DIN
DIN
Logic Diagram
ENABLE
ENABLE DIN DIN
CIN CIN
BIN BIN
AIN AIN
AOUT
ENABLE
COUT
+
-
+
-
+
-
+
-
CIN
CIN
GND
DOUT
COUT
BOUT
AOUT
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143
|
Intersil and Design is a trademark of Intersil Corporation.
|
Copyright © Intersil Corporation 2000