欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP3C16Q240C8N 参数 Datasheet PDF下载

EP3C16Q240C8N图片预览
型号: EP3C16Q240C8N
PDF下载: 下载PDF文件 查看货源
内容描述: [Field Programmable Gate Array, 15408 CLBs, 472.5MHz, 15408-Cell, CMOS, PQFP240, 34.60 X 34.60 MM, 4.10 MM HEIGHT, 0.50 MM PITCH, PLASTIC, LEAD FREE, QFP-240]
分类和应用: 时钟可编程逻辑
文件页数/大小: 34 页 / 836 K
品牌: INTEL [ INTEL ]
 浏览型号EP3C16Q240C8N的Datasheet PDF文件第5页浏览型号EP3C16Q240C8N的Datasheet PDF文件第6页浏览型号EP3C16Q240C8N的Datasheet PDF文件第7页浏览型号EP3C16Q240C8N的Datasheet PDF文件第8页浏览型号EP3C16Q240C8N的Datasheet PDF文件第10页浏览型号EP3C16Q240C8N的Datasheet PDF文件第11页浏览型号EP3C16Q240C8N的Datasheet PDF文件第12页浏览型号EP3C16Q240C8N的Datasheet PDF文件第13页  
Chapter 1: Cyclone III Device Datasheet  
1–9  
Electrical Characteristics  
Internal Weak Pull-Up and Weak Pull-Down Resistor  
Table 1–10 lists the weak pull-up and pull-down resistor values for Cyclone III  
devices.  
(1)  
Table 1–10. Cyclone III Devices Internal Weak Pull-Up and Weak Pull-Down Resistor  
Symbol  
Parameter  
Conditions  
Min  
7
Typ  
25  
28  
35  
57  
82  
143  
19  
22  
25  
35  
50  
Max  
41  
Unit  
(2), (3)  
VCCIO = 3.3 V 5%  
k  
k  
k  
k  
k  
k  
k  
k  
k  
k  
k  
(2), (3)  
(2), (3)  
(2), (3)  
(2), (3)  
(2), (3)  
(4)  
V
V
CCIO = 3.0 V 5%  
CCIO = 2.5 V 5%  
7
47  
Value of I/O pin pull-up resistor before  
and during configuration, as well as  
user mode if the programmable  
pull-up resistor option is enabled  
8
61  
R_PU  
VCCIO = 1.8 V 5%  
10  
13  
19  
6
108  
163  
351  
30  
V
V
V
V
V
V
V
CCIO = 1.5 V 5%  
CCIO = 1.2 V 5%  
CCIO = 3.3 V 5%  
CCIO = 3.0 V 5%  
CCIO = 2.5 V 5%  
CCIO = 1.8 V 5%  
CCIO = 1.5 V 5%  
(4)  
6
36  
Value of I/O pin pull-down resistor  
before and during configuration  
(4)  
R_PD  
6
43  
(4)  
7
71  
(4)  
8
112  
Notes to Table 1–10:  
(1) All I/O pins have an option to enable weak pull-up except configuration, test, and JTAG pin. Weak pull-down feature is only available for JTAG  
TCK.  
(2) Pin pull-up resistance values may be lower if an external source drives the pin higher than VCCIO  
.
(3) R_PU = (VCCIO – VI)/IR_PU  
Minimum condition: –40°C; VCCIO = VCC + 5%, VI = VCC + 5% – 50 mV;  
Typical condition: 25°C; VCCIO = VCC, VI = 0 V;  
Maximum condition: 125°C; VCCIO = VCC – 5%, VI = 0 V; in which VI refers to the input voltage at the I/O pin.  
(4) R_PD = VI/IR_PD  
Minimum condition: –40°C; VCCIO = VCC + 5%, VI = 50 mV;  
Typical condition: 25°C; VCCIO = VCC, VI = VCC – 5%;  
Maximum condition: 125°C; VCCIO = VCC – 5%, VI = VCC – 5%; in which VI refers to the input voltage at the I/O pin.  
Hot Socketing  
Table 1–11 lists the hot-socketing specifications for Cyclone III devices.  
Table 1–11. Cyclone III Devices Hot-Socketing Specifications  
Symbol  
IIOPIN(DC)  
Parameter  
Maximum  
DC current per I/O pin  
AC current per I/O pin  
300 A  
(1)  
IIOPIN(AC)  
8 mA  
Note to Table 1–11:  
(1) The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns, |IIOPIN| = C  
dv/dt, in which C is I/O pin capacitance and dv/dt is the slew rate.  
July 2012 Altera Corporation  
Cyclone III Device Handbook  
Volume 2  
 复制成功!