欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP2S130F1020I4N 参数 Datasheet PDF下载

EP2S130F1020I4N图片预览
型号: EP2S130F1020I4N
PDF下载: 下载PDF文件 查看货源
内容描述: [Field Programmable Gate Array, 6627 CLBs, 717MHz, 132540-Cell, CMOS, PBGA1020, 33 X 33 MM, 1 MM PITCH, LEAD FREE, FBGA-1020]
分类和应用: 时钟可编程逻辑
文件页数/大小: 248 页 / 2983 K
品牌: INTEL [ INTEL ]
 浏览型号EP2S130F1020I4N的Datasheet PDF文件第40页浏览型号EP2S130F1020I4N的Datasheet PDF文件第41页浏览型号EP2S130F1020I4N的Datasheet PDF文件第42页浏览型号EP2S130F1020I4N的Datasheet PDF文件第43页浏览型号EP2S130F1020I4N的Datasheet PDF文件第45页浏览型号EP2S130F1020I4N的Datasheet PDF文件第46页浏览型号EP2S130F1020I4N的Datasheet PDF文件第47页浏览型号EP2S130F1020I4N的Datasheet PDF文件第48页  
MultiTrack Interconnect  
Figure 2–18. C4 Interconnect Connections Note (1)  
C4 Interconnect  
Drives Local and R4  
Interconnects  
up to Four Rows  
C4 Interconnect  
Driving Up  
LAB  
Row  
Interconnect  
Adjacent LAB can  
drive onto neighboring  
LAB's C4 interconnect  
Local  
Interconnect  
C4 Interconnect  
Driving Down  
Note to Figure 2–18:  
(1) Each C4 interconnect can drive either up or down four rows.  
2–26  
Altera Corporation  
May 2007  
Stratix II Device Handbook, Volume 1  
 复制成功!