欢迎访问ic37.com |
会员登录 免费注册
发布采购

80502800EB256 参数 Datasheet PDF下载

80502800EB256图片预览
型号: 80502800EB256
PDF下载: 下载PDF文件 查看货源
内容描述: [Microprocessor, 32-Bit, 800MHz, CMOS, CPGA370, PGA-370]
分类和应用: 时钟外围集成电路
文件页数/大小: 76 页 / 564 K
品牌: INTEL [ INTEL CORPORATION ]
 浏览型号80502800EB256的Datasheet PDF文件第1页浏览型号80502800EB256的Datasheet PDF文件第2页浏览型号80502800EB256的Datasheet PDF文件第3页浏览型号80502800EB256的Datasheet PDF文件第4页浏览型号80502800EB256的Datasheet PDF文件第6页浏览型号80502800EB256的Datasheet PDF文件第7页浏览型号80502800EB256的Datasheet PDF文件第8页浏览型号80502800EB256的Datasheet PDF文件第9页  
Pentium
®
III Processor for the PGA370 Socket at 500 MHz to 866 MHz
List of Figures
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
Second Level (L2) Cache Implementation ........................................................... 7
AGTL+ Bus Topology in a Uniprocessor Configuration ......................................12
AGTL+ Bus Topology in a Dual-Processor Configuration ...................................12
Stop Clock State Machine ...................................................................................12
Processor Vcc
CMOS
Package Routing ................................................................16
BSEL[1:0] Example for a 100/133 MHz or 100 MHz Only System Design .........21
BCLK, PICCLK, and TCK Generic Clock Waveform...........................................31
System Bus Valid Delay Timings ........................................................................31
System Bus Setup and Hold Timings..................................................................31
System Bus Reset and Configuration Timings....................................................32
Power-On Reset and Configuration Timings.......................................................32
Test Timings (TAP Connection) ..........................................................................33
Test Reset Timings .............................................................................................33
BCLK, PICCLK Generic Clock Waveform at the Processor Pins........................34
Low to High AGTL+ Receiver Ringback Tolerance.............................................35
Maximum Acceptable AGTL+ Overshoot/Undershoot Waveform .......................41
Non-AGTL+ Overshoot/Undershoot, Settling Limit, and Ringback 1 ..................41
Processor Functional Die Layout ........................................................................44
Package Dimensions...........................................................................................46
Top Side Processor Markings .............................................................................48
Intel
®
Pentium
®
III Processor Pinout ...................................................................49
Conceptual Boxed Intel
®
Pentium
®
III Processor for the PGA370 Socket ..........60
Side View of Space Requirements for the Boxed Processor ..............................61
Side View of Space Requirements for the Boxed Processor ..............................61
Dimensions of Mechanical Step Feature in Heatsink Base.................................62
Clip Keepout Requirements and Recommended EMI Ground Pad
Location for Boxed Intel
®
Pentium
®
III Processors .............................................62
Boxed Processor Fan Heatsink Power Cable Connector Description.................63
Motherboard Power Header Placement Relative to the Boxed
Intel
®
Pentium
®
III Processor ..............................................................................64
Thermal Airspace Requirement for all Boxed Intel
®
Pentium
®
III Processor
Fan Heatsinks in the PGA370 Socket .................................................................65
Datasheet
5