欢迎访问ic37.com |
会员登录 免费注册
发布采购

5SGXEA9N2F45C2N 参数 Datasheet PDF下载

5SGXEA9N2F45C2N图片预览
型号: 5SGXEA9N2F45C2N
PDF下载: 下载PDF文件 查看货源
内容描述: [Field Programmable Gate Array, 840000-Cell, CMOS, PBGA1932, FBGA-1932]
分类和应用: 可编程逻辑
文件页数/大小: 72 页 / 1228 K
品牌: INTEL [ INTEL ]
 浏览型号5SGXEA9N2F45C2N的Datasheet PDF文件第6页浏览型号5SGXEA9N2F45C2N的Datasheet PDF文件第7页浏览型号5SGXEA9N2F45C2N的Datasheet PDF文件第8页浏览型号5SGXEA9N2F45C2N的Datasheet PDF文件第9页浏览型号5SGXEA9N2F45C2N的Datasheet PDF文件第11页浏览型号5SGXEA9N2F45C2N的Datasheet PDF文件第12页浏览型号5SGXEA9N2F45C2N的Datasheet PDF文件第13页浏览型号5SGXEA9N2F45C2N的Datasheet PDF文件第14页  
Page 10  
Electrical Characteristics  
Table 11. OCT Calibration Accuracy Specifications for Stratix V Devices (1) (Part 2 of 2)  
Calibration Accuracy  
Symbol  
Description  
Conditions  
Unit  
C3,I3,  
C1  
C2,I2  
I3YY  
C4,I4  
Internal series termination  
with calibration (50-  
setting)  
V
CCIO = 3.0, 2.5,  
50-RS  
15  
15  
15  
15  
15  
15  
15  
%
%
1.8, 1.5, 1.2 V  
Internal series termination  
with calibration (34-and  
40-setting)  
34-and  
40-RS  
VCCIO = 1.5, 1.35,  
1.25, 1.2 V  
15  
15  
Internal series termination  
with calibration (48-  
60-80-and -  
setting)  
48--  
80-and  
240-RS  
VCCIO = 1.2 V  
15  
15  
15  
%
%
Internal parallel  
termination with  
calibration (50-setting)  
VCCIO = 2.5, 1.8,  
1.5, 1.2 V  
50-RT  
–10 to +40 –10 to +40 –10 to +40 –10 to +40  
–10 to +40 –10 to +40 –10 to +40 –10 to +40  
Internal parallel  
20-, 30-,  
40-,60-  
and  
termination with  
calibration (20-, 30-  
40-60-and 120-  
setting)  
VCCIO = 1.5, 1.35,  
1.25 V  
%
120-RT  
Internal parallel  
60-and  
120-RT  
termination with  
calibration (60-and  
120-setting)  
VCCIO = 1.2  
–10 to +40 –10 to +40 –10 to +40 –10 to +40  
%
%
Internal left shift series  
termination with  
calibration (25-  
RS_left_shift setting)  
25-  
RS_left_shift  
V
CCIO = 3.0, 2.5,  
1.8, 1.5, 1.2 V  
15  
15  
15  
15  
Note to Table 11:  
(1) OCT calibration accuracy is valid at the time of calibration only.  
Table 12 lists the Stratix V OCT without calibration resistance tolerance to PVT  
changes.  
Table 12. OCT Without Calibration Resistance Tolerance Specifications for Stratix V Devices (Part 1 of 2)  
Resistance Tolerance  
Symbol  
Description  
Conditions  
Unit  
C3, I3,  
I3YY  
C1  
C2,I2  
C4, I4  
Internal series termination  
25-R, 50-RS without calibration (25-  
VCCIO = 3.0 and 2.5 V  
VCCIO = 1.8 and 1.5 V  
VCCIO = 1.2 V  
30  
30  
40  
40  
50  
40  
%
%
%
setting)  
Internal series termination  
without calibration (25-  
setting)  
25-RS  
25-RS  
30  
35  
30  
35  
40  
50  
Internal series termination  
without calibration (25-  
setting)  
Stratix V Device Datasheet  
December 2015 Altera Corporation