欢迎访问ic37.com |
会员登录 免费注册
发布采购

5M80ZT100C5 参数 Datasheet PDF下载

5M80ZT100C5图片预览
型号: 5M80ZT100C5
PDF下载: 下载PDF文件 查看货源
内容描述: [Flash PLD, 14ns, PQFP100, 16 X 16 MM, 0.50 MM PITCH, TQFP-100]
分类和应用: 时钟可编程逻辑
文件页数/大小: 166 页 / 4004 K
品牌: INTEL [ INTEL ]
 浏览型号5M80ZT100C5的Datasheet PDF文件第109页浏览型号5M80ZT100C5的Datasheet PDF文件第110页浏览型号5M80ZT100C5的Datasheet PDF文件第111页浏览型号5M80ZT100C5的Datasheet PDF文件第112页浏览型号5M80ZT100C5的Datasheet PDF文件第114页浏览型号5M80ZT100C5的Datasheet PDF文件第115页浏览型号5M80ZT100C5的Datasheet PDF文件第116页浏览型号5M80ZT100C5的Datasheet PDF文件第117页  
Chapter 7: User Flash Memory in MAX V Devices  
7–9  
UFM Operating Modes  
Read/Stream Read  
The three control signals, PROGRAM, ERASE, and BUSYare not required during a read or  
stream read operation. To perform a read operation, the address register must be  
loaded with the reference address where the data is or is going to be located in the  
UFM. The address register can be stopped from incrementing or shifting addresses  
from ARDinby stopping the ARCLKclock pulse. DRSHFTmust be asserted low at the next  
rising edge of DRCLKto load the data from the UFM to the data register. To shift the bits  
from the register, 16 clock pulses must be provided to read 16-bit wide data. You can  
use DRCLKto control the read time or disable the data register by discontinuing the  
DRCLKclock pulse. Figure 7–5 shows the UFM control waveforms during read mode.  
The UFM block can also perform a stream read operation, using the address  
increment feature to read continuously from the UFM. Stream read mode is started by  
loading the base address into the address register. DRSHFTmust then be asserted low at  
the first rising edge of DRCLKto load data into the data register from the address  
pointed to by the address register. DRSHFTwill then assert high to shift out the 16-bit  
wide data with the MSB out first. Figure 7–6 shows the UFM control waveforms  
during stream read mode.  
Figure 7–5. UFM Read Waveforms  
ARSHFT  
ARCLK  
ARDin  
tAH  
9 Address Bits  
tACLK  
tASU  
tADH  
tADS  
DRSHFT  
DRCLK  
DRDin  
16 Data Bits  
tDSH  
tDCLK  
tDSS  
tDCO  
DRDout  
OSC_ENA  
PROGRAM  
ERASE  
BUSY  
Figure 7–6. UFM Stream Read Waveforms  
Increment  
Address  
Increment  
Address  
ARSHFT  
ARCLK  
ARDin  
9 Address Bits  
16 Data Bits  
DRSHFT  
DRCLK  
DRDin  
DRDout  
OSC_ENA  
PROGRAM  
ERASE  
BUSY  
January 2011 Altera Corporation  
MAX V Device Handbook