欢迎访问ic37.com |
会员登录 免费注册
发布采购

5M160ZE64C4N 参数 Datasheet PDF下载

5M160ZE64C4N图片预览
型号: 5M160ZE64C4N
PDF下载: 下载PDF文件 查看货源
内容描述: [Flash PLD, 7.9ns, 128-Cell, CMOS, PQFP64, 9 X 9 MM, 0.40 MM PITCH, LEAD FREE, PLASTIC, EQFP-64]
分类和应用: 时钟可编程逻辑
文件页数/大小: 166 页 / 3966 K
品牌: INTEL [ INTEL ]
 浏览型号5M160ZE64C4N的Datasheet PDF文件第25页浏览型号5M160ZE64C4N的Datasheet PDF文件第26页浏览型号5M160ZE64C4N的Datasheet PDF文件第27页浏览型号5M160ZE64C4N的Datasheet PDF文件第28页浏览型号5M160ZE64C4N的Datasheet PDF文件第30页浏览型号5M160ZE64C4N的Datasheet PDF文件第31页浏览型号5M160ZE64C4N的Datasheet PDF文件第32页浏览型号5M160ZE64C4N的Datasheet PDF文件第33页  
Chapter 2: MAX V Architecture  
2–17  
MultiTrack Interconnect  
Figure 2–12. C4 Interconnect Connections (Note 1)  
C4 Interconnect  
Drives Local and R4  
Interconnects  
Up to Four Rows  
C4 Interconnect  
Driving Up  
LAB  
Row  
Interconnect  
Adjacent LAB can  
drive onto neighboring  
LAB's C4 interconnect  
Local  
Interconnect  
C4 Interconnect  
Driving Down  
Note to Figure 2–12:  
(1) Each C4 interconnect can drive either up or down four rows.  
December 2010 Altera Corporation  
MAX V Device Handbook