欢迎访问ic37.com |
会员登录 免费注册
发布采购

5M160ZE64C4N 参数 Datasheet PDF下载

5M160ZE64C4N图片预览
型号: 5M160ZE64C4N
PDF下载: 下载PDF文件 查看货源
内容描述: [Flash PLD, 7.9ns, 128-Cell, CMOS, PQFP64, 9 X 9 MM, 0.40 MM PITCH, LEAD FREE, PLASTIC, EQFP-64]
分类和应用: 时钟可编程逻辑
文件页数/大小: 166 页 / 3966 K
品牌: INTEL [ INTEL ]
 浏览型号5M160ZE64C4N的Datasheet PDF文件第132页浏览型号5M160ZE64C4N的Datasheet PDF文件第133页浏览型号5M160ZE64C4N的Datasheet PDF文件第134页浏览型号5M160ZE64C4N的Datasheet PDF文件第135页浏览型号5M160ZE64C4N的Datasheet PDF文件第137页浏览型号5M160ZE64C4N的Datasheet PDF文件第138页浏览型号5M160ZE64C4N的Datasheet PDF文件第139页浏览型号5M160ZE64C4N的Datasheet PDF文件第140页  
7–32  
Chapter 7: User Flash Memory in MAX V Devices  
Software Support for UFM Block  
WRDI (Write Disable)  
After the UFM is programmed, WRDIcan be issued to set WENback to  
0, disabling WRITE  
and preventing inadvertent writing to the UFM. WRDIis issued through the following  
sequence, as shown in Figure 7–29:  
1. nCSis pulled low.  
2. Opcode 00000100is transmitted to set WENto  
0in the status register.  
3. After the transmission of the eighth bit of WRDI, the interface is in wait state  
(waiting for nCSto be pulled back to high). Any transmission after this is ignored.  
4. nCSis pulled back to high.  
Figure 7–29. WRDI Operation Sequence  
nCS  
0
1
2
3
4
5 6 7  
SCK  
SI  
8-bit  
Instruction  
04H  
MSB  
High Impedance  
SO  
MAX V Device Handbook  
January 2011 Altera Corporation  
 复制成功!