欢迎访问ic37.com |
会员登录 免费注册
发布采购

5M160ZE64C4N 参数 Datasheet PDF下载

5M160ZE64C4N图片预览
型号: 5M160ZE64C4N
PDF下载: 下载PDF文件 查看货源
内容描述: [Flash PLD, 7.9ns, 128-Cell, CMOS, PQFP64, 9 X 9 MM, 0.40 MM PITCH, LEAD FREE, PLASTIC, EQFP-64]
分类和应用: 时钟可编程逻辑
文件页数/大小: 166 页 / 3966 K
品牌: INTEL [ INTEL ]
 浏览型号5M160ZE64C4N的Datasheet PDF文件第129页浏览型号5M160ZE64C4N的Datasheet PDF文件第130页浏览型号5M160ZE64C4N的Datasheet PDF文件第131页浏览型号5M160ZE64C4N的Datasheet PDF文件第132页浏览型号5M160ZE64C4N的Datasheet PDF文件第134页浏览型号5M160ZE64C4N的Datasheet PDF文件第135页浏览型号5M160ZE64C4N的Datasheet PDF文件第136页浏览型号5M160ZE64C4N的Datasheet PDF文件第137页  
Chapter 7: User Flash Memory in MAX V Devices  
7–29  
Software Support for UFM Block  
4. nCSis pulled back to high.  
For SPI Base mode, the SE instruction erases UFM sector 0. Because there are no  
choices of UFM sectors to be erased, there is no address component to this instruction.  
The SEoperation is always done through the following sequence in SPI Base mode:  
1. nCSis pulled low.  
2. Opcode 00100000is transmitted into the interface.  
3. nCSis pulled back to high.  
Figure 7–25. SECTOR-ERASE Operation Sequence for Extended Mode  
nCS  
0
1
2
3
4
5
6
7
8
9
10 11  
20 21 22 23  
SCK  
SI  
8-bit  
Instruction  
16-bit  
Address  
20H  
MSB  
MSB  
High Impedance  
SO  
Figure 7–26 shows the SECTOR-ERASEoperation sequence for Base mode.  
Figure 7–26. SECTOR_ERASE Operation Sequence for Base Mode  
nCS  
0
1
2
3
4
5 6 7  
SCK  
SI  
8-bit  
Instruction  
20H  
MSB  
High Impedance  
SO  
January 2011 Altera Corporation  
MAX V Device Handbook  
 复制成功!