Cyclone V Device Datasheet
CV-51002 | 2019.01.25
HPS Power Supply Operating Conditions
Table 6.
HPS Power Supply Operating Conditions for Cyclone V SX and ST Devices
This table lists the steady-state voltage and current values expected from Cyclone V system-on-a-chip (SoC) devices with Arm*-based hard processor system
(HPS). Power supply ramps must all be strictly monotonic, without plateaus. Refer to the Recommended Operating Conditions for Cyclone V Devices table for the
steady-state voltage values expected from the FPGA portion of the Cyclone V SoC devices.
Symbol
Description
Condition
Minimum(11)
Typical
Maximum(11)
Unit
VCC_HPS
HPS core voltage and periphery circuitry power
supply
—
1.07
1.1
1.13
V
(12)
VCCPD_HPS
HPS I/O pre-driver power supply
3.3 V
3.0 V
2.5 V
3.3 V
3.0 V
2.5 V
1.8 V
1.5 V
3.135
2.85
3.3
3.0
2.5
3.3
3.0
2.5
1.8
1.5
1.35
1.2
3.3
3.0
2.5
3.465
3.15
V
V
V
V
V
V
V
V
V
V
V
V
2.375
3.135
2.85
2.625
3.465
3.15
VCCIO_HPS
HPS I/O buffers power supply
2.375
1.71
2.625
1.89
1.425
1.283
1.14
1.575
1.418
1.26
(13)
1.35 V
1.2 V
3.3 V
3.0 V
2.5 V
VCCRSTCLK_HPS
HPS reset and clock input pins power supply
3.135
2.85
3.465
3.15
2.375
2.625
V
continued...
(11)
(12)
(13)
The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance
requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.
VCCPD_HPS must be 2.5 V when VCCIO_HPS is 2.5, 1.8, 1.5, or 1.2 V. VCCPD_HPS must be 3.0 V when VCCIO_HPS is 3.0 V. VCCPD_HPS must be
3.3 V when VCCIO_HPS is 3.3 V.
VCCIO_HPS 1.35 V is supported for HPS row I/O bank only.
Cyclone V Device Datasheet
Send Feedback
11
INTEL [ INTEL ]
