欢迎访问ic37.com |
会员登录 免费注册
发布采购

5AGXFB3H4F35I5 参数 Datasheet PDF下载

5AGXFB3H4F35I5图片预览
型号: 5AGXFB3H4F35I5
PDF下载: 下载PDF文件 查看货源
内容描述: [Field Programmable Gate Array, 622MHz, 362730-Cell, CMOS, PBGA1152, FBGA-1152]
分类和应用: 时钟可编程逻辑
文件页数/大小: 182 页 / 2239 K
品牌: INTEL [ INTEL ]
 浏览型号5AGXFB3H4F35I5的Datasheet PDF文件第1页浏览型号5AGXFB3H4F35I5的Datasheet PDF文件第2页浏览型号5AGXFB3H4F35I5的Datasheet PDF文件第4页浏览型号5AGXFB3H4F35I5的Datasheet PDF文件第5页浏览型号5AGXFB3H4F35I5的Datasheet PDF文件第6页浏览型号5AGXFB3H4F35I5的Datasheet PDF文件第7页浏览型号5AGXFB3H4F35I5的Datasheet PDF文件第8页浏览型号5AGXFB3H4F35I5的Datasheet PDF文件第9页  
Operating Conditions ............................................................................................................................................................................................ 2-1  
Switching Characteristics ................................................................................................................................................................................................ 2-21  
Transceiver Performance Specifications ........................................................................................................................................................... 2-21  
Core Performance Specifications ....................................................................................................................................................................... 2-38  
Periphery Performance ........................................................................................................................................................................................2-45  
Configuration Specification ............................................................................................................................................................................................ 2-56  
POR Specifications ............................................................................................................................................................................................... 2-56  
JTAG Configuration Specifications ................................................................................................................................................................... 2-56  
Fast Passive Parallel (FPP) Configuration Timing ...........................................................................................................................................2-57  
Active Serial Configuration Timing ...................................................................................................................................................................2-65  
Passive Serial Configuration Timing ................................................................................................................................................................. 2-68  
Initialization .......................................................................................................................................................................................................... 2-70  
Configuration Files ...............................................................................................................................................................................................2-70  
Remote System Upgrades Circuitry Timing Specification ............................................................................................................................. 2-71  
User Watchdog Internal Oscillator Frequency Specification .........................................................................................................................2-72  
I/O Timing .........................................................................................................................................................................................................................2-72  
Programmable IOE Delay ................................................................................................................................................................................... 2-73  
Programmable Output Buffer Delay ..................................................................................................................................................................2-73  
Glossary ..............................................................................................................................................................................................................................2-74  
Document Revision History ............................................................................................................................................................................................2-79  
Altera Corporation