欢迎访问ic37.com |
会员登录 免费注册
发布采购

300 参数 Datasheet PDF下载

300图片预览
型号: 300
PDF下载: 下载PDF文件 查看货源
内容描述: 赛扬D处理器 [Celeron D Processor]
分类和应用:
文件页数/大小: 95 页 / 2070 K
品牌: INTEL [ INTEL ]
 浏览型号300的Datasheet PDF文件第42页浏览型号300的Datasheet PDF文件第43页浏览型号300的Datasheet PDF文件第44页浏览型号300的Datasheet PDF文件第45页浏览型号300的Datasheet PDF文件第47页浏览型号300的Datasheet PDF文件第48页浏览型号300的Datasheet PDF文件第49页浏览型号300的Datasheet PDF文件第50页  
Land Listing and Signal Descriptions  
Table 23.Alphabetical Land  
Assignments  
Table 23.Alphabetical Land  
Assignments  
Land Signal Buffer  
Land Name  
Land Signal Buffer  
Direction  
Land Name  
Direction  
#
Type  
#
Type  
HIT#  
HITM#  
D4 Common Clock Input/Output  
E4 Common Clock Input/Output  
RESERVED  
RESERVED  
RESERVED  
RESERVED  
RESERVED  
RESERVED  
RESERVED  
RESERVED  
RESERVED  
RESET#  
RS0#  
F23  
F29  
G10  
G6  
J3  
IERR#  
AB2 Asynch GTL+  
Output  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Output  
Output  
IGNNE#  
IMPSEL  
N2  
F6  
Asynch GTL+  
Power/Other  
Asynch GTL+  
TAP  
INIT#  
P3  
N4  
N5  
P5  
ITP_CLK0  
ITP_CLK1  
LINT0  
AK3  
AJ3  
K1  
TAP  
Asynch GTL+  
Asynch GTL+  
Power/Other  
Power/Other  
Y3  
LINT1  
L1  
G23 Common Clock  
B3 Common Clock  
F5 Common Clock  
A3 Common Clock  
H4 Common Clock  
Input  
Input  
Input  
Input  
Input  
Output  
Input  
Input  
Input  
Input  
Output  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
LL_ID0  
V2  
LL_ID1  
AA2  
RS1#  
LOCK#  
C3 Common Clock Input/Output  
AB3 Common Clock Input/Output  
RS2#  
MCERR#  
MSID0  
RSP#  
W1  
V1  
Power/Other  
Power/Other  
Output  
Output  
SKTOCC#  
SMI#  
AE8  
P2  
Power/Other  
Asynch GTL+  
Asynch GTL+  
TAP  
MSID1  
PROCHOT#  
PWRGOOD  
REQ0#  
AL2  
N1  
Asynch GTL+ Input/Output  
Power/Other Input  
STPCLK#  
TCK  
M3  
AE1  
AD1  
AF1  
F26  
W3  
F25  
G25  
G27  
G26  
G24  
F24  
G3  
K4  
Source Synch Input/Output  
Source Synch Input/Output  
Source Synch Input/Output  
Source Synch Input/Output  
Source Synch Input/Output  
TDI  
TAP  
REQ1#  
J5  
TDO  
TAP  
REQ2#  
M6  
TESTHI0  
TESTHI1  
TESTHI2  
TESTHI3  
TESTHI4  
TESTHI5  
TESTHI6  
TESTHI7  
TESTHI8  
TESTHI9  
TESTHI10  
TESTHI11  
TESTHI12  
TESTHI13  
THERMDA  
THERMDC  
THERMTRIP#  
TMS  
Power/Other  
Power/Other  
Power/Other  
Power/Other  
Power/Other  
Power/Other  
Power/Other  
Power/Other  
Power/Other  
Power/Other  
Power/Other  
Power/Other  
Power/Other  
Asynch GTL+  
Power/Other  
Power/Other  
Asynch GTL+  
TAP  
REQ3#  
K6  
REQ4#  
J6  
RESERVED  
RESERVED  
RESERVED  
RESERVED  
RESERVED  
RESERVED  
RESERVED  
RESERVED  
RESERVED  
RESERVED  
RESERVED  
RESERVED  
RESERVED  
RESERVED  
RESERVED  
RESERVED  
B13  
A20  
AC4  
AE3  
AE4  
AE6  
AH2  
C9  
G4  
H5  
D1  
P1  
D14  
D16  
D23  
E23  
E5  
W2  
L2  
AL1  
AK1  
M2  
Output  
Input  
Input  
E6  
AC1  
E7  
TRDY#  
E3 Common Clock  
46  
Datasheet  
 复制成功!