M10-DATASHEET
2015.05.04
62
Glossary
Term
Definition
tSU
Input register setup time.
VCM(DC)
VDIF(AC)
VDIF(DC)
VHYS
DC common mode input voltage.
AC differential input voltage: The minimum AC input differential voltage required for switching.
DC differential input voltage: The minimum DC input differential voltage required for switching.
Hysteresis for Schmitt trigger input.
VICM
Input common mode voltage: The common mode of the differential signal at the receiver.
VID
Input differential Voltage Swing: The difference in voltage between the positive and complementary conductors
of a differential transmission at the receiver.
VIH
Voltage input high: The minimum positive voltage applied to the input which is accepted by the device as a logic
high.
VIH(AC)
VIH(DC)
VIL
High-level AC input voltage.
High-level DC input voltage.
Voltage input low: The maximum positive voltage applied to the input which is accepted by the device as a logic
low.
VIL (AC)
VIL (DC)
VIN
Low-level AC input voltage.
Low-level DC input voltage.
DC input voltage.
VOCM
VOD
Output common mode voltage: The common mode of the differential signal at the transmitter.
Output differential voltage swing: The difference in voltage between the positive and complementary conductors
of a differential transmission at the transmitter. VOD = VOH – VOL
.
VOH
VOL
Voltage output high: The maximum positive voltage from an output which the device considers is accepted as the
minimum positive high level.
Voltage output low: The maximum positive voltage from an output which the device considers is accepted as the
maximum positive low level.
VOS
Output offset voltage: VOS = (VOH + VOL) / 2.
VOX (AC)
AC differential Output cross point voltage: The voltage at which the differential output signals must cross.
MAX 10 FPGA Device Datasheet
Send Feedback
Altera Corporation
INTEL [ INTEL ]
