欢迎访问ic37.com |
会员登录 免费注册
发布采购

10M08SAU169C8G 参数 Datasheet PDF下载

10M08SAU169C8G图片预览
型号: 10M08SAU169C8G
PDF下载: 下载PDF文件 查看货源
内容描述: [Field Programmable Gate Array, PBGA169, 11 X 11 MM, 0.80 MM PITCH, ROHS COMPLIANT, UBGA-169]
分类和应用: 时钟可编程逻辑
文件页数/大小: 68 页 / 976 K
品牌: INTEL [ INTEL CORPORATION ]
 浏览型号10M08SAU169C8G的Datasheet PDF文件第1页浏览型号10M08SAU169C8G的Datasheet PDF文件第3页浏览型号10M08SAU169C8G的Datasheet PDF文件第4页浏览型号10M08SAU169C8G的Datasheet PDF文件第5页浏览型号10M08SAU169C8G的Datasheet PDF文件第6页浏览型号10M08SAU169C8G的Datasheet PDF文件第7页浏览型号10M08SAU169C8G的Datasheet PDF文件第8页浏览型号10M08SAU169C8G的Datasheet PDF文件第9页  
2
Operating Conditions
M10-DATASHEET
2015.05.04
Operating Conditions
MAX 10 devices are rated according to a set of defined parameters. To maintain the highest possible performance and reliability of the MAX 10
devices, you must consider the operating requirements described in this section.
Absolute Maximum Ratings
This section defines the maximum operating conditions for MAX 10 devices. The values are based on experiments conducted with the devices and
theoretical modeling of breakdown and damage mechanisms. The functional operation of the device is not implied for these conditions.
Caution:
Conditions outside the range listed in the absolute maximum ratings tables may cause permanent damage to the device. Additionally,
device operation at the absolute maximum ratings for extended periods of time may have adverse effects on the device.
Single Supply Devices Absolute Maximum Ratings
Table 2: Absolute Maximum Ratings for MAX 10 Single Supply Devices—Preliminary
Symbol
Parameter
Min
Max
Unit
V
CC_ONE
V
CCIO
V
CCA
Supply voltage for core and periphery through on-
die voltage regulator
Supply voltage for input and output buffers
Supply voltage for phase-locked loop (PLL)
regulator and analog-to-digital converter (ADC)
block (analog)
–0.5
–0.5
–0.5
3.9
3.9
3.9
V
V
V
Dual Supply Devices Absolute Maximum Ratings
Table 3: Absolute Maximum Ratings for MAX 10 Dual Supply Devices—Preliminary
Symbol
Parameter
Min
Max
Unit
V
CC
V
CCIO
V
CCA
V
CCD_PLL
Supply voltage for core and periphery
Supply voltage for input and output buffers
Supply voltage for PLL regulator (analog)
Supply voltage for PLL regulator (digital)
–0.5
–0.5
–0.5
–0.5
1.63
3.9
3.41
1.63
V
V
V
V
Altera Corporation
MAX 10 FPGA Device Datasheet