欢迎访问ic37.com |
会员登录 免费注册
发布采购

10M08SAU169I7G 参数 Datasheet PDF下载

10M08SAU169I7G图片预览
型号: 10M08SAU169I7G
PDF下载: 下载PDF文件 查看货源
内容描述: [Field Programmable Gate Array, PBGA169, 11 X 11 MM, 0.80 MM PITCH, ROHS COMPLIANT, UBGA-169]
分类和应用: 时钟可编程逻辑
文件页数/大小: 14 页 / 604 K
品牌: INTEL [ INTEL ]
 浏览型号10M08SAU169I7G的Datasheet PDF文件第3页浏览型号10M08SAU169I7G的Datasheet PDF文件第4页浏览型号10M08SAU169I7G的Datasheet PDF文件第5页浏览型号10M08SAU169I7G的Datasheet PDF文件第6页浏览型号10M08SAU169I7G的Datasheet PDF文件第8页浏览型号10M08SAU169I7G的Datasheet PDF文件第9页浏览型号10M08SAU169I7G的Datasheet PDF文件第10页浏览型号10M08SAU169I7G的Datasheet PDF文件第11页  
M10-OVERVIEW  
2014.09.22  
7
MAX 10 I/O Vertical Migration Support  
MAX 10 I/O Vertical Migration Support  
Figure 2: Migration Capability Across MAX 10 Devices—Preliminary  
The arrows indicate the migration paths. The devices included in each vertical migration path are  
shaded. Some packages have several migration paths. Devices with lesser I/O resources in the same  
path have lighter shades.  
To achieve the full I/O migration across product lines in the same migration path, restrict I/Os usage  
to match the product line with the lowest I/O count.  
Package  
U324  
Device  
V36  
V81  
M153 U169  
F256  
E144  
F484  
F672  
10M02  
10M04  
10M08  
10M16  
10M25  
10M40  
10M50  
Note: To verify the pin migration compatibility, use the Pin Migration View window in the Quartus II  
software Pin Planner.  
MAX 10 FPGA Device Overview  
Send Feedback  
Altera Corporation